Abstract
In this article, we present and evaluate a true random number generator (TRNG) design that is compatible with the restrictions imposed by cloud-based Field Programmable Gate Array (FPGA) providers such as Amazon Web Services (AWS) EC2 F1. Because cloud FPGA providers disallow the ring oscillator circuits that conventionally generate TRNG entropy, our design is oscillator-free and uses clock jitter as its entropy source. The clock jitter is harvested with a time-to-digital converter (TDC) and a controllable delay line that is continuously tuned to compensate for process, voltage, and temperature variations. After describing the design, we present and validate a stochastic model that conservatively quantifies its worst-case entropy. We deploy and model the design in the cloud on 60 EC2 F1 FPGA instances to ensure sufficient randomness is captured. TRNG entropy is further validated using NIST test suites, and experiments are performed to understand how the TRNG responds to on-die power attacks that disturb the FPGA supply voltage in the vicinity of the TRNG. After introducing and validating our basic TRNG design, we introduce and validate a new variant that uses four instances of a linkable sampling module to increase the entropy per sample and improve throughput. The new variant improves throughput by 250% at a modest 17% increase in CLB count.
- [1] . 1999. Statistical testing of random number generators. In Proceedings of the 22nd National Information Systems Security Conference. NIST Gaithersburg, MD, 12.Google Scholar
- [2] . 2015. Encryption for implantable medical devices using modified one-time pads. IEEE Access 3 (2015), 825–836.Google Scholar
Cross Ref
- [3] . 2019. Self-encrypting deception: Weaknesses in the encryption of solid state drives. In Proceedings of the 2019 IEEE Symposium on Security and Privacy. IEEE, 72–87.Google Scholar
Cross Ref
- [4] . 2018. ES-TRNG: A high-throughput, low-area true random number generator based on edge sampling. IACR Transactions on Cryptographic Hardware and Embedded Systems 2018, 3 (2018), 267–292.Google Scholar
Cross Ref
- [5] . 2014. A complementary architecture for high-speed true random number generator. In Proceedings of the 2014 International Conference on Field-Programmable Technology. IEEE, 248–251.Google Scholar
Cross Ref
- [6] . 2011. FPGA-based true random number generation using circuit metastability with adaptive feedback control. In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 17–32.Google Scholar
Cross Ref
- [7] . 2019. A highly-portable true random number generator based on coherent sampling. In Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications. IEEE, 218–224.Google Scholar
Cross Ref
- [8] . 2018. Design and testing methodologies for true random number generators towards industry certification. In Proceedings of the 2018 IEEE 23rd European Test Symposium. IEEE, 1–10.Google Scholar
Cross Ref
- [9] . 2011. Secure extensions of FPGA soft core processors for symmetric key cryptography. In Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip. IEEE, 1–8.Google Scholar
Cross Ref
- [10] . 2019. Characterizing power distribution attacks in multi-user FPGA environments. In Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications. 194–201.Google Scholar
Cross Ref
- [11] . 2019. Measuring long wire leakage with ring oscillators in cloud FPGAs. In Proceedings of the 2019 29th International Conference on Field Programmable Logic and Applications. IEEE, 45–50.Google Scholar
Cross Ref
- [12] . 2020. Jitter-based adaptive true random number generation for FPGAs in the cloud. In Proceedings of the 2020 International Conference on Field-Programmable Technology. IEEE, 112–119.
DOI: Google ScholarCross Ref
- [13] . 2021. Trusted configuration in cloud FPGAs. In Proceedings of the 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 233–241.Google Scholar
Cross Ref
- [14] . 2020. Secret sharing MPC on FPGAs in the datacenter. In Proceedings of the 2020 30th International Conference on Field-Programmable Logic and Applications. IEEE, 236–242.Google Scholar
Cross Ref
- [15] . 2004. An embedded true random number generator for FPGAs. In Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays. ACM, 71–78.Google Scholar
Digital Library
- [16] . 2009. Physical unclonable function and true random number generator: A compact and scalable implementation. In Proceedings of the 19th ACM Great Lakes Symposium on VLSI. 425–428.Google Scholar
Digital Library
- [17] . 2015. Highly efficient entropy extraction for true random number generators on FPGAs. In Proceedings of the 2015 52nd ACM/IEEE Design Automation Conference. IEEE, 1–6.Google Scholar
Digital Library
- [18] . 2015. Highly efficient true random number generator in FPGA devices using phase-locked loops. In Proceedings of the 2015 20th International Conference on Control Systems and Computer Science. IEEE, 453–458.Google Scholar
Cross Ref
- [19] . 2009. High speed true random number generator based on open loop structures in FPGAs. Microelectronics Journal 40, 11 (2009), 1650–1656.Google Scholar
Digital Library
- [20] . 2009. A robust method for identifying a deterministic jitter model in a total jitter distribution. In Proceedings of the 2009 International Test Conference. IEEE, 1–10.Google Scholar
Cross Ref
- [21] . 2015. A low cost jitter separation and characterization method. In Proceedings of the 2015 IEEE 33rd VLSI Test Symposium. IEEE, 1–5.Google Scholar
Cross Ref
- [22] . 2018. Recommendation for the entropy sources used for random bit generation. NIST Special Publication 800, 90B (2018), 102.Google Scholar
- [23] . 2019. NIST SP800-90B Entropy Assessment. Retrieved from https://github.com/usnistgov/SP800-90B_EntropyAssessment. Accessed 29 November 2020.Google Scholar
- [24] . 2010. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications.
Technical Report . National Institute of Standards and Technology.Google Scholar - [25] . 2020. Power wasting circuits for cloud FPGA attacks. In Proceedings of the International Conference on Field Programmable Logic and Applications. 231–235.Google Scholar
Cross Ref
- [26] . 2020. A self-timed ring based TRNG with feedback structure for FPGA implementation. In Proceedings of the 2020 International Conference on Electronics, Information, and Communication. IEEE, 1–4.Google Scholar
Cross Ref
- [27] . 2012. FPGA implementation of metasability-based true random number generator. IEICE Transactions on Information and Systems 95, 2 (2012), 426–436.Google Scholar
Cross Ref
- [28] . 2022. A novel ultra-compact FPGA-compatible TRNG architecture exploiting latched ring oscillators. IEEE Transactions on Circuits and Systems II: Express Briefs 69, 3 (2022), 1672–1676.Google Scholar
- [29] . 2019. FPGA-based true random number generation using programmable delays in oscillator-rings. IEEE Transactions on Circuits and Systems II: Express Briefs 67, 3 (2019), 570–574.Google Scholar
Cross Ref
- [30] . 2020. A high-performance and secure TRNG based on chaotic cellular automata topology. IEEE Transactions on Circuits and Systems I: Regular Papers 67, 12 (2020), 4970–4983.Google Scholar
Cross Ref
Index Terms
Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud
Recommendations
On-the-Fly Evaluation of FPGA-Based True Random Number Generator
ISVLSI '09: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSIMany embedded security chips require a high-quality digital True Random Number Generator (TRNG). Recently, some new TRNGs have been proposed in the literature, innovating by their new architectures. Moreover, some of them don't need to use the post-...
Enhancing the Randomness of a Combined True Random Number Generator Based on the Ring Oscillator Sampling Method
RECONFIG '11: Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAsAn efficient method for generating number sequences that pass all statistical tests is combining numbers produced by many independent generators. Excellent statistical properties are very important in many applications but they are not sufficient in ...
Entropy Evaluation for Oscillator-Based True Random Number Generators
Proceedings of the 16th International Workshop on Cryptographic Hardware and Embedded Systems --- CHES 2014 - Volume 8731True random number generators TRNGs are crucial to the implementations of cryptographic algorithms and protocols. The quality of randomness directly influences the security of cryptographic systems. Oscillator-based sampling is popular in the design of ...






Comments