Abstract
Solid-state drive (SSD) gradually dominates in the high-performance storage scenarios. Three-dimension (3D) NAND flash memory owning high-storage capacity is becoming a mainstream storage component of SSD. However, the interferences of the new 3D charge-trap (CT) NAND flash are getting unprecedentedly complicated, yielding to many problems regarding reliability and performance. Alleviating these problems needs to understand the characteristics of 3D CT NAND flash memory deeply. To facilitate such understanding, in this article, we delve into characterizing the performance, reliability, and threshold voltage (Vth) distribution of 3D CT NAND flash memory. We make a summary of these characteristics with multiple interferences and variations and give several new insights and a characterization methodology. Especially, we characterize the skewed (Vth) distribution, (Vth) shift laws, and the exclusive layer variation in 3D NAND flash memory. The characterization is the backbone of designing more reliable and efficient flash-based storage solutions.
- [1] . 2016. CloudCache: On-demand flash cache management for cloud computing. In 14th USENIX Conference on File and Storage Technologies (FAST’16). 355–369.Google Scholar
- [2] . 2017. Error characterization, mitigation, and recovery in flash-memory-based solid-state drives. Proc. IEEE 105, 9 (2017), 1666–1704.Google Scholar
Cross Ref
- [3] . 2013. Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling. In Design, Automation & Test in Europe Conference & Exhibition (DATE’13). IEEE, 1285–1290.Google Scholar
Cross Ref
- [4] . 2015. Read disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery. In 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks. IEEE, 438–449.Google Scholar
Digital Library
- [5] . 2015. Data retention in MLC NAND flash memory: Characterization, optimization, and recovery. In IEEE 21st International Symposium on High Performance Computer Architecture (HPCA’15). IEEE, 551–563.Google Scholar
- [6] . 2013. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation. In IEEE 31st International Conference on Computer Design (ICCD’13). IEEE, 123–130.Google Scholar
Cross Ref
- [7] . 2019. The best of both worlds: On exploiting bit-alterable NAND flash for lifetime and read performance optimization. In 56th ACM/IEEE Design Automation Conference (DAC’19). IEEE, 1–6.Google Scholar
Digital Library
- [8] . 2016. Erasing belady’s limitations: In search of flash cache offline optimality. In USENIX Annual Technical Conference (USENIXATC’16). 379–392.Google Scholar
- [9] . 2020. Leveraging partial-refresh for performance and lifetime improvement of 3D NAND flash memory in cyber-physical systems. J. Syst. Archit. 103 (2020), 101685.Google Scholar
Digital Library
- [10] . 2019. VaLLR: Threshold voltage distribution aware LLR optimization to improve LDPC decoding performance for 3D TLC NAND flash. In IEEE 37th International Conference on Computer Design (ICCD’19). IEEE, 668–671.Google Scholar
Cross Ref
- [11] . 2017. LaLDPC: Latency-aware LDPC for read performance improvement of solid state drives. In International Conference on Massive Storage Systems and Technology. 1–11.Google Scholar
- [12] . 2019. Constructing large, durable and fast SSD system via reprogramming 3D TLC flash memory. In 52nd Annual IEEE/ACM International Symposium on Microarchitecture. 493–505.Google Scholar
- [13] . 2020. 3-D NAND technology achievements and future scaling perspectives. IEEE Trans. Electron Devices 67, 4 (2020), 1373–1381.Google Scholar
Cross Ref
- [14] . 2016. Solid-State Drive (SSD) Requirements and Endurance Test Method.
Technical Report . JEDEC, Standard. Retrieved from https://www.jedec.org/standards-documents/docs/jesd218b01.Google Scholar - [15] . 2016. 256 Gb 3 b/cell V-NAND flash memory with 48 stacked WL layers. IEEE J. Solid-State Circ. 52, 1 (2016), 210–217.Google Scholar
Cross Ref
- [16] . 2019. Design tradeoffs for SSD reliability. In 17th USENIX Conference on File and Storage Technologies (FAST’19). 281–294.Google Scholar
Digital Library
- [17] . 2017. Evolution of NAND flash memory: From 2D to 3D as a storage market leader. In IEEE International Memory Workshop (IMW’17). IEEE, 1–4.Google Scholar
- [18] . 2010. New phenomena for the lifetime prediction of TANOS-based charge trap NAND flash memory. In 68th Device Research Conference. IEEE, 99–100.Google Scholar
Cross Ref
- [19] . 2019. Alleviating garbage collection interference through spatial separation in all flash arrays. In USENIX Annual Technical Conference (USENIXATC’19). 799–812.Google Scholar
- [20] . 2018. A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput. In IEEE International Solid-State Circuits Conference (ISSCC’18). IEEE, 340–342.Google Scholar
Cross Ref
- [21] . 2019. ASCache: An approximate SSD cache for error-tolerant applications. In 56th Annual Design Automation Conference 2019. 1–6.Google Scholar
Digital Library
- [22] . 2016. Modeling of threshold voltage distribution in NAND flash memory: A Monte Carlo method. IEEE Trans. Electron Devices 63, 9 (2016), 3527–3532.Google Scholar
Cross Ref
- [23] . 2017. Improving LDPC performance via asymmetric sensing level placement on flash memory. In 22nd Asia and South Pacific Design Automation Conference (ASP-DAC’17). IEEE, 560–565.Google Scholar
Digital Library
- [24] . 2002. Charge trapping characterization in the thin oxide layer/non-conductive substrate system. Surf. Interf. Anal. 34, 1 (2002), 668–671.Google Scholar
Cross Ref
- [25] . 2019. Characterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash. In Design, Automation & Test in Europe Conference & Exhibition (DATE’19). IEEE, 312–315.Google Scholar
Cross Ref
- [26] . 2020. DEPS: Exploiting a dynamic error prechecking scheme to improve the read performance of SSD. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 40, 1 (2020), 66–77.Google Scholar
Cross Ref
- [27] . 2021. Modeling of threshold voltage distribution in 3D NAND flash memory. In Design, Automation & Test in Europe Conference & Exhibition (DATE’21). IEEE, 1729–1732.Google Scholar
Cross Ref
- [28] . 2018. HeatWatch: Improving 3D NAND flash memory device reliability by exploiting self-recovery and temperature awareness. 504–517.
DOI: Google ScholarCross Ref
- [29] . 2016. Enabling accurate and practical online flash channel modeling for modern MLC NAND flash memory. IEEE J. Select. Areas Commun. 34, 9 (2016), 2294–2311.Google Scholar
Digital Library
- [30] . 2016. The devil is in the details: Implementing flash page reuse with WOM codes. In 14th USENIX Conference on File and Storage Technologies (FAST’16). 95–109.Google Scholar
- [31] . 2016. 3D Flash Memories. Springer.Google Scholar
Digital Library
- [32] . 2017. Reliability of solid-state drives based on NAND flash memory. Proc. IEEE 105, 9 (2017), 1725–1750.Google Scholar
Cross Ref
- [33] . 2020. Layer RBER variation aware read performance optimization for 3D flash memories. In 57th ACM/IEEE Design Automation Conference (DAC’20). IEEE, 1–6.Google Scholar
Digital Library
- [34] . 2014. Using adaptive read voltage thresholds to enhance the reliability of MLC NAND flash memory systems. In 24th Great Lakes Symposium on VLSI. 151–156.Google Scholar
- [35] . 2019. Characterization and analysis of bit errors in 3D TLC NAND flash memory. In IEEE International Reliability Physics Symposium (IRPS’19). IEEE, 1–6.Google Scholar
- [36] . 2014. Modelling of the threshold voltage distributions of sub-20nm NAND flash memory. In IEEE Global Communications Conference. IEEE, 2351–2356.Google Scholar
Cross Ref
- [37] . 2015. Adaptive read thresholds for NAND flash. IEEE Trans. Commun. 63, 9 (2015), 3069–3081.Google Scholar
Cross Ref
- [38] . 2016. Data-retention time prediction of long-term archive SSD with flexible-nLC NAND flash. In IEEE International Reliability Physics Symposium (IRPS’16). IEEE, 6C–5.Google Scholar
- [39] . 2019. Modeling of program Vth distribution for 3-D TLC NAND flash memory. Sci. China Inform. Sci. 62, 4 (2019), 42401.Google Scholar
Cross Ref
- [40] . 2020. Austere flash caching with deduplication and compression. In USENIX Annual Technical Conference (USENIXATC’20). 713–726.Google Scholar
- [41] . 2019. Using error modes aware LDPC to improve decoding performance of 3-D TLC NAND flash. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 39, 4 (2019), 909–921.Google Scholar
Cross Ref
- [42] . 2018. Characterizing 3D charge trap NAND flash: Observations, analyses and applications. In IEEE 36th International Conference on Computer Design (ICCD’18). IEEE, 381–388.Google Scholar
Cross Ref
- [43] . 2018. Characterizing 3D floating gate NAND flash: Observations, analyses, and implications. ACM Trans. Stor. 14, 2 (2018), 1–31.Google Scholar
Digital Library
- [44] . 2018. Pair-bit errors aware LDPC decoding in MLC NAND flash memory. IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst. 38, 12 (2018), 2312–2320.Google Scholar
Digital Library
- [45] . 2020. BeLDPC: Bit errors aware adaptive rate LDPC codes for 3D TLC NAND flash memory. In Design, Automation & Test in Europe Conference & Exhibition (DATE’20). IEEE, 302–305.Google Scholar
Cross Ref
- [46] . 2020. Exploiting error characteristic to optimize read voltage for 3-D NAND flash memory. IEEE Trans. Electron Devices 67, 12 (2020), 5490–5496.Google Scholar
Cross Ref
- [47] . 2018. Chameleon: An adaptive wear balancer for flash clusters. In IEEE International Parallel and Distributed Processing Symposium (IPDPS’18). IEEE, 1163–1172.Google Scholar
Index Terms
Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory
Recommendations
Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation
Compared to planar (i.e., two-dimensional) NAND flash memory, 3D NAND flash memory uses a new flash cell design, and vertically stacks dozens of silicon layers in a single chip. This allows 3D NAND flash memory to increase storage density using a much ...
Using adaptive read voltage thresholds to enhance the reliability of MLC NAND flash memory systems
GLSVLSI '14: Proceedings of the 24th edition of the great lakes symposium on VLSINAND Flash memory is not only the ubiquitous storage medium in consumer applications, but has also started to appear in enterprise storage systems as well. MLC and TLC Flash technology made it possible to store multiple bits in the same silicon area as ...
Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation
SIGMETRICS '18: Abstracts of the 2018 ACM International Conference on Measurement and Modeling of Computer SystemsCompared to planar NAND flash memory, 3D NAND flash memory uses a new flash cell design, and vertically stacks dozens of silicon layers in a single chip. This allows 3D NAND flash memory to increase storage density using a much less aggressive ...






Comments