skip to main content
research-article

Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory

Authors Info & Claims
Published:10 March 2022Publication History
Skip Abstract Section

Abstract

Solid-state drive (SSD) gradually dominates in the high-performance storage scenarios. Three-dimension (3D) NAND flash memory owning high-storage capacity is becoming a mainstream storage component of SSD. However, the interferences of the new 3D charge-trap (CT) NAND flash are getting unprecedentedly complicated, yielding to many problems regarding reliability and performance. Alleviating these problems needs to understand the characteristics of 3D CT NAND flash memory deeply. To facilitate such understanding, in this article, we delve into characterizing the performance, reliability, and threshold voltage (Vth) distribution of 3D CT NAND flash memory. We make a summary of these characteristics with multiple interferences and variations and give several new insights and a characterization methodology. Especially, we characterize the skewed (Vth) distribution, (Vth) shift laws, and the exclusive layer variation in 3D NAND flash memory. The characterization is the backbone of designing more reliable and efficient flash-based storage solutions.

REFERENCES

  1. [1] Arteaga Dulcardo, Cabrera Jorge, Xu Jing, Sundararaman Swaminathan, and Zhao Ming. 2016. CloudCache: On-demand flash cache management for cloud computing. In 14th USENIX Conference on File and Storage Technologies (FAST’16). 355369.Google ScholarGoogle Scholar
  2. [2] Cai Yu, Ghose Saugata, Haratsch Erich F., Luo Yixin, and Mutlu Onur. 2017. Error characterization, mitigation, and recovery in flash-memory-based solid-state drives. Proc. IEEE 105, 9 (2017), 16661704.Google ScholarGoogle ScholarCross RefCross Ref
  3. [3] Cai Yu, Haratsch Erich F., Mutlu Onur, and Mai Ken. 2013. Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling. In Design, Automation & Test in Europe Conference & Exhibition (DATE’13). IEEE, 12851290.Google ScholarGoogle ScholarCross RefCross Ref
  4. [4] Cai Yu, Luo Yixin, Ghose Saugata, and Mutlu Onur. 2015. Read disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery. In 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks. IEEE, 438449.Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. [5] Cai Yu, Luo Yixin, Haratsch Erich F., Mai Ken, and Mutlu Onur. 2015. Data retention in MLC NAND flash memory: Characterization, optimization, and recovery. In IEEE 21st International Symposium on High Performance Computer Architecture (HPCA’15). IEEE, 551563.Google ScholarGoogle Scholar
  6. [6] Cai Yu, Mutlu Onur, Haratsch Erich F., and Mai Ken. 2013. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation. In IEEE 31st International Conference on Computer Design (ICCD’13). IEEE, 123130.Google ScholarGoogle ScholarCross RefCross Ref
  7. [7] Chen Shuo-Han, Yang Ming-Chang, and Chang Yuan-Hao. 2019. The best of both worlds: On exploiting bit-alterable NAND flash for lifetime and read performance optimization. In 56th ACM/IEEE Design Automation Conference (DAC’19). IEEE, 16.Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. [8] Cheng Yue, Douglis Fred, Shilane Philip, Wallace Grant, Desnoyers Peter, and Li Kai. 2016. Erasing belady’s limitations: In search of flash cache offline optimality. In USENIX Annual Technical Conference (USENIXATC’16). 379392.Google ScholarGoogle Scholar
  9. [9] Cui Jinhua, Zhang Youtao, Shi Liang, Xue Chun Jason, Yang Jun, Liu Weiguang, and Yang Laurence T.. 2020. Leveraging partial-refresh for performance and lifetime improvement of 3D NAND flash memory in cyber-physical systems. J. Syst. Archit. 103 (2020), 101685.Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. [10] Cui Lanlan, Wu Fei, Liu Xiaojian, Zhang Meng, and Xie Changsheng. 2019. VaLLR: Threshold voltage distribution aware LLR optimization to improve LDPC decoding performance for 3D TLC NAND flash. In IEEE 37th International Conference on Computer Design (ICCD’19). IEEE, 668671.Google ScholarGoogle ScholarCross RefCross Ref
  11. [11] Du Yajuan, Zou Deqing, Li Qiao, Shi Liang, Jin Hai, and Xue Chun Jason. 2017. LaLDPC: Latency-aware LDPC for read performance improvement of solid state drives. In International Conference on Massive Storage Systems and Technology. 111.Google ScholarGoogle Scholar
  12. [12] Gao Congming, Ye Min, Li Qiao, Xue Chun Jason, Zhang Youtao, Shi Liang, and Yang Jun. 2019. Constructing large, durable and fast SSD system via reprogramming 3D TLC flash memory. In 52nd Annual IEEE/ACM International Symposium on Microarchitecture. 493505.Google ScholarGoogle Scholar
  13. [13] Goda Akira. 2020. 3-D NAND technology achievements and future scaling perspectives. IEEE Trans. Electron Devices 67, 4 (2020), 13731381.Google ScholarGoogle ScholarCross RefCross Ref
  14. [14] JESD218B.01. 2016. Solid-State Drive (SSD) Requirements and Endurance Test Method. Technical Report. JEDEC, Standard. Retrieved from https://www.jedec.org/standards-documents/docs/jesd218b01.Google ScholarGoogle Scholar
  15. [15] Kang Dongku, Jeong Woopyo, Kim Chulbum, Kim Doo-Hyun, Cho Yong Sung, Kang Kyung-Tae, Ryu Jinho, Kang Kyung-Min, Lee Sungyeon, Kim Wandong, et al. 2016. 256 Gb 3 b/cell V-NAND flash memory with 48 stacked WL layers. IEEE J. Solid-State Circ. 52, 1 (2016), 210217.Google ScholarGoogle ScholarCross RefCross Ref
  16. [16] Kim Bryan S., Choi Jongmoo, and Min Sang Lyul. 2019. Design tradeoffs for SSD reliability. In 17th USENIX Conference on File and Storage Technologies (FAST’19). 281294.Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. [17] Kim Hyunsuk, Ahn Su-Jin, Shin Yu Gyun, Lee Kyupil, and Jung Eunseung. 2017. Evolution of NAND flash memory: From 2D to 3D as a storage market leader. In IEEE International Memory Workshop (IMW’17). IEEE, 14.Google ScholarGoogle Scholar
  18. [18] Kim Juhyung, Kang Changseok, Chang Sung-Il, Kim Jongyeon, Jeong Younseok, Park Chan, Kang Joo-Heon, Kim Sang-Hoon, Hwang Sunkyu, Choe Byeong-In, et al. 2010. New phenomena for the lifetime prediction of TANOS-based charge trap NAND flash memory. In 68th Device Research Conference. IEEE, 99100.Google ScholarGoogle ScholarCross RefCross Ref
  19. [19] Kim Jaeho, Lim Kwanghyun, Jung Youngdon, Lee Sungjin, Min Changwoo, and Noh Sam H.. 2019. Alleviating garbage collection interference through spatial separation in all flash arrays. In USENIX Annual Technical Conference (USENIXATC’19). 799812.Google ScholarGoogle Scholar
  20. [20] Lee Seungjae, Kim Chulbum, Kim Minsu, Joe Sung-min, Jang Joonsuc, Kim Seungbum, Lee Kangbin, Kim Jisu, Park Jiyoon, Lee Han-Jun, et al. 2018. A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput. In IEEE International Solid-State Circuits Conference (ISSCC’18). IEEE, 340342.Google ScholarGoogle ScholarCross RefCross Ref
  21. [21] Li Fei, Lu Youyou, Wu Zhongjie, and Shu Jiwu. 2019. ASCache: An approximate SSD cache for error-tolerant applications. In 56th Annual Design Automation Conference 2019. 16.Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. [22] Li Haibo. 2016. Modeling of threshold voltage distribution in NAND flash memory: A Monte Carlo method. IEEE Trans. Electron Devices 63, 9 (2016), 35273532.Google ScholarGoogle ScholarCross RefCross Ref
  23. [23] Li Qiao, Shi Liang, Xue Chun Jason, Zhuge Qingfeng, and Sha Edwin H.-M.. 2017. Improving LDPC performance via asymmetric sensing level placement on flash memory. In 22nd Asia and South Pacific Design Automation Conference (ASP-DAC’17). IEEE, 560565.Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. [24] Liebault J., Moya-Siesse D., Bernardini J., and Moya G.. 2002. Charge trapping characterization in the thin oxide layer/non-conductive substrate system. Surf. Interf. Anal. 34, 1 (2002), 668671.Google ScholarGoogle ScholarCross RefCross Ref
  25. [25] Liu Weihua, Wu Fei, Zhang Meng, Wang Yifei, Lu Zhonghai, Lu Xiangfeng, and Xie Changsheng. 2019. Characterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash. In Design, Automation & Test in Europe Conference & Exhibition (DATE’19). IEEE, 312315.Google ScholarGoogle ScholarCross RefCross Ref
  26. [26] Liu Weihua, Wu Fei, Zhang Meng, Yang Chengmo, Lu Zhonghai, Wan Jiguang, and Xie Changsheng. 2020. DEPS: Exploiting a dynamic error prechecking scheme to improve the read performance of SSD. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 40, 1 (2020), 6677.Google ScholarGoogle ScholarCross RefCross Ref
  27. [27] Liu Weihua, Wu Fei, Zhou Jian, Zhang Meng, Yang Chengmo, Lu Zhonghai, Wang Yu, and Xie Changsheng. 2021. Modeling of threshold voltage distribution in 3D NAND flash memory. In Design, Automation & Test in Europe Conference & Exhibition (DATE’21). IEEE, 17291732.Google ScholarGoogle ScholarCross RefCross Ref
  28. [28] Luo Yixin, Ghose Saugata, Cai Yu, Haratsch Erich, and Mutlu Onur. 2018. HeatWatch: Improving 3D NAND flash memory device reliability by exploiting self-recovery and temperature awareness. 504517. DOI:Google ScholarGoogle ScholarCross RefCross Ref
  29. [29] Luo Yixin, Ghose Saugata, Cai Yu, Haratsch Erich F., and Mutlu Onur. 2016. Enabling accurate and practical online flash channel modeling for modern MLC NAND flash memory. IEEE J. Select. Areas Commun. 34, 9 (2016), 22942311.Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. [30] Margaglia Fabio, Yadgar Gala, Yaakobi Eitan, Li Yue, Schuster Assaf, and Brinkmann André. 2016. The devil is in the details: Implementing flash page reuse with WOM codes. In 14th USENIX Conference on File and Storage Technologies (FAST’16). 95109.Google ScholarGoogle Scholar
  31. [31] Micheloni Rino et al. 2016. 3D Flash Memories. Springer.Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. [32] Mielke Neal R., Frickey Robert E., Kalastirsky Ivan, Quan Minyan, Ustinov Dmitry, and Vasudevan Venkatesh J.. 2017. Reliability of solid-state drives based on NAND flash memory. Proc. IEEE 105, 9 (2017), 17251750.Google ScholarGoogle ScholarCross RefCross Ref
  33. [33] Nie Shiqiang, Zhang Youtao, Wu Weiguo, and Yang Jun. 2020. Layer RBER variation aware read performance optimization for 3D flash memories. In 57th ACM/IEEE Design Automation Conference (DAC’20). IEEE, 16.Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. [34] Papandreou Nikolaos, Parnell Thomas, Pozidis Haralampos, Mittelholzer Thomas, Eleftheriou Evangelos, Camp Charles, Griffin Thomas, Tressler Gary, and Walls Andrew. 2014. Using adaptive read voltage thresholds to enhance the reliability of MLC NAND flash memory systems. In 24th Great Lakes Symposium on VLSI. 151156.Google ScholarGoogle Scholar
  35. [35] Papandreou Nikolaos, Pozidis Haralampos, Parnell Thomas, Ioannou Nikolas, Pletka Roman, Tomic Sasa, Breen Patrick, Tressler Gary, Fry Aaron, and Fisher Timothy. 2019. Characterization and analysis of bit errors in 3D TLC NAND flash memory. In IEEE International Reliability Physics Symposium (IRPS’19). IEEE, 16.Google ScholarGoogle Scholar
  36. [36] Parnell Thomas, Papandreou Nikolaos, Mittelholzer Thomas, and Pozidis Haralampos. 2014. Modelling of the threshold voltage distributions of sub-20nm NAND flash memory. In IEEE Global Communications Conference. IEEE, 23512356.Google ScholarGoogle ScholarCross RefCross Ref
  37. [37] Peleato Borja, Agarwal Rajiv, Cioffi John M., Qin Minghai, and Siegel Paul H.. 2015. Adaptive read thresholds for NAND flash. IEEE Trans. Commun. 63, 9 (2015), 30693081.Google ScholarGoogle ScholarCross RefCross Ref
  38. [38] Takahashi Tomonori, Yamazaki Senju, and Takeuchi Ken. 2016. Data-retention time prediction of long-term archive SSD with flexible-nLC NAND flash. In IEEE International Reliability Physics Symposium (IRPS’16). IEEE, 6C–5.Google ScholarGoogle Scholar
  39. [39] Wang Kunliang, Du Gang, Lun Zhiyuan, Chen Wangyong, and Liu Xiaoyan. 2019. Modeling of program Vth distribution for 3-D TLC NAND flash memory. Sci. China Inform. Sci. 62, 4 (2019), 42401.Google ScholarGoogle ScholarCross RefCross Ref
  40. [40] Wang Qiuping, Li Jinhong, Xia Wen, Kruus Erik, Debnath Biplob, and Lee Patrick P. C.. 2020. Austere flash caching with deduplication and compression. In USENIX Annual Technical Conference (USENIXATC’20). 713726.Google ScholarGoogle Scholar
  41. [41] Wu Fei, Zhang Meng, Du Yajuan, Liu Weihua, Lu Zuo, Wan Jiguang, Tan Zhihu, and Xie Changsheng. 2019. Using error modes aware LDPC to improve decoding performance of 3-D TLC NAND flash. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 39, 4 (2019), 909921.Google ScholarGoogle ScholarCross RefCross Ref
  42. [42] Wu Fei, Zhu Yue, Xiong Qin, Lu Zhonghai, Zhou You, Kong Weizhen, and Xie Changsheng. 2018. Characterizing 3D charge trap NAND flash: Observations, analyses and applications. In IEEE 36th International Conference on Computer Design (ICCD’18). IEEE, 381388.Google ScholarGoogle ScholarCross RefCross Ref
  43. [43] Xiong Qin, Wu Fei, Lu Zhonghai, Zhu Yue, Zhou You, Chu Yibing, Xie Changsheng, and Huang Ping. 2018. Characterizing 3D floating gate NAND flash: Observations, analyses, and implications. ACM Trans. Stor. 14, 2 (2018), 131.Google ScholarGoogle ScholarDigital LibraryDigital Library
  44. [44] Zhang Meng, Wu Fei, Du Yajuan, Liu Weihua, and Xie Changsheng. 2018. Pair-bit errors aware LDPC decoding in MLC NAND flash memory. IEEE Trans. Comput.-aid. Des. Integ. Circ. Syst. 38, 12 (2018), 23122320.Google ScholarGoogle ScholarDigital LibraryDigital Library
  45. [45] Zhang Meng, Wu Fei, Yu Qin, Liu Weihua, Cui Lanlan, Zhao Yahui, and Xie Changsheng. 2020. BeLDPC: Bit errors aware adaptive rate LDPC codes for 3D TLC NAND flash memory. In Design, Automation & Test in Europe Conference & Exhibition (DATE’20). IEEE, 302305.Google ScholarGoogle ScholarCross RefCross Ref
  46. [46] Zhang Meng, Wu Fei, Yu Qin, Liu Weihua, Wang Yifan, and Xie Changsheng. 2020. Exploiting error characteristic to optimize read voltage for 3-D NAND flash memory. IEEE Trans. Electron Devices 67, 12 (2020), 54905496.Google ScholarGoogle ScholarCross RefCross Ref
  47. [47] Zhao Nannan, Anware Ali, Cheng Yue, Salman Mohammed, Li Daping, Wan Jiguang, Xie Changsheng, He Xubin, Wang Feiyi, and Butt Ali. 2018. Chameleon: An adaptive wear balancer for flash clusters. In IEEE International Parallel and Distributed Processing Symposium (IPDPS’18). IEEE, 11631172.Google ScholarGoogle Scholar

Index Terms

  1. Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory

                Recommendations

                Comments

                Login options

                Check if you have access through your login credentials or your institution to get full access on this article.

                Sign in

                Full Access

                • Published in

                  cover image ACM Transactions on Storage
                  ACM Transactions on Storage  Volume 18, Issue 2
                  May 2022
                  248 pages
                  ISSN:1553-3077
                  EISSN:1553-3093
                  DOI:10.1145/3522733
                  • Editor:
                  • Sam H. Noh
                  Issue’s Table of Contents

                  Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

                  Publisher

                  Association for Computing Machinery

                  New York, NY, United States

                  Publication History

                  • Published: 10 March 2022
                  • Accepted: 1 September 2021
                  • Revised: 1 July 2021
                  • Received: 1 September 2020
                  Published in tos Volume 18, Issue 2

                  Permissions

                  Request permissions about this article.

                  Request Permissions

                  Check for updates

                  Qualifiers

                  • research-article
                  • Refereed

                PDF Format

                View or Download as a PDF file.

                PDF

                eReader

                View online with eReader.

                eReader

                Full Text

                View this article in Full Text.

                View Full Text

                HTML Format

                View this article in HTML Format .

                View HTML Format
                About Cookies On This Site

                We use cookies to ensure that we give you the best experience on our website.

                Learn more

                Got it!