skip to main content
research-article

Design and Evaluation of a Tunable PUF Architecture for FPGAs

Authors Info & Claims
Published:29 November 2021Publication History
Skip Abstract Section

Abstract

FPGA-based Physical Unclonable Functions (PUF) have emerged as a viable alternative to permanent key storage by turning effects of inaccuracies during the manufacturing process of a chip into a unique, FPGA-intrinsic secret. However, many fixed PUF designs may suffer from unsatisfactory statistical properties in terms of uniqueness, uniformity, and robustness. Moreover, a PUF signature may alter over time due to aging or changing operating conditions, rendering a PUF insecure in the worst case. As a remedy, we propose CHOICE, a novel class of FPGA-based PUF designs with tunable uniqueness and reliability characteristics. By the use of addressable shift registers available on an FPGA, we show that a wide configuration space for adjusting a device-specific PUF response is obtained without any sacrifice of randomness. In particular, we demonstrate the concept of address-tunable propagation delays, whereby we are able to increase or decrease the probability of obtaining “1”s in the PUF response. Experimental evaluations on a group of six 28 nm Xilinx Artix-7 FPGAs show that CHOICE PUFs provide a large range of configurations to allow a fine-tuning to an average uniqueness between 49% and 51%, while simultaneously achieving bit error rates below 1.5%, thus outperforming state-of-the-art PUF designs. Moreover, with only a single FPGA slice per PUF bit, CHOICE is one of the smallest PUF designs currently available for FPGAs. It is well-known that signal propagation delays are affected by temperature, as the operating temperature impacts the internal currents of transistors that ultimately make up the circuit. We therefore comprehensively investigate how temperature variations affect the PUF response and demonstrate how the tunability of CHOICE enables us to determine configurations that show a high robustness to such variations. As a case study, we present a cryptographic key generation scheme based on CHOICE PUF responses as device-intrinsic secret and investigate the design objectives resource costs, performance, and temperature robustness to show the practicability of our approach.

REFERENCES

  1. [1] Friedrich-Alexander-Universität. 2021. rc-openlib. Retrieved from https://www.cs12.tf.fau.eu/research/projects/rc-openlib.Google ScholarGoogle Scholar
  2. [2] Anderson Jason H.. 2010. A PUF Design for Secure FPGA-based Embedded Systems. In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE Press, 16. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. [3] Angermeier Josef, Ziener Daniel, Glass Michael, and Teich Jürgen. 2011. Stress-Aware Module Placement on Reconfigurable Devices. In Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL’11). IEEE, 277281. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. [4] Armknecht Frederik, Maes Roel, Sadeghi Ahmad-Reza, Sunar Berk, and Tuyls Pim. 2010. Memory Leakage-Resilient Encryption Based on Physically Unclonable Functions. In Towards Hardware-Intrinsic Security. Springer, 135164. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. [5] Boyen Xavier. 2004. Reusable Cryptographic Fuzzy Extractors. In Proceedings of the 11th ACM Conference on Computer and Communications Security. 8291. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. [6] Boyer Robert S. and Moore J. Strother. 1991. MJRTY—A fast majority vote algorithm. In Automated Reasoning. Springer, 105117.Google ScholarGoogle Scholar
  7. [7] Canetti Ran, Fuller Benjamin, Paneth Omer, Reyzin Leonid, and Smith Adam. 2016. Reusable Fuzzy Extractors for Low-Entropy Distributions. In Proceedings of the International Conference on the Theory and Applications of Cryptographic Techniques. Springer. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. [8] Delvaux Jeroen, Gu Dawu, Schellekens Dries, and Verbauwhede Ingrid. 2014. Helper Data Algorithms for PUF-based Key Generation: Overview and Analysis. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 34, 6 (2014), 889902.Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. [9] Gu Chongyan, Chang Chip-Hong, Liu Weiqiang, Hanley Neil, Miskelly Jack, and O’Neill Máire. 2020. A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. J. Cryptogr. Eng. 11, 3 (2020), 112.Google ScholarGoogle Scholar
  10. [10] Gu Chongyan and O’Neill Maire. 2015. Ultra-compact and Robust FPGA-based PUF Identification Generator. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’15). IEEE, 934937.Google ScholarGoogle ScholarCross RefCross Ref
  11. [11] Guajardo Jorge, Kumar Sandeep S., Schrijen Geert-Jan, and Tuyls Pim. 2007. FPGA Intrinsic PUFs and Their Use for IP Protection. In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 6380. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. [12] Habib B., Gaj K., and Kaps J.. 2013. FPGA PUF Based on Programmable LUT Delays. In Proceedings of the Euromicro Conference on Digital System Design. 697704. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. [13] Herkle Andreas, Mandry Holger, Becker Joachim, and Ortmanns Maurits. 2019. In-depth Analysis and Enhancements of RO-PUFs with a Partial Reconfiguration Framework on Xilinx Zynq-7000 SoC FPGAs. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’19). IEEE, 238247.Google ScholarGoogle ScholarCross RefCross Ref
  14. [14] Hesselbarth Robert, Wilde Florian, Gu Chongyan, and Hanley Neil. 2018. Large Scale RO PUF Analysis over Slice Type, Evaluation Time and Temperature on 28nm Xilinx FPGAs. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’18). IEEE, 126133.Google ScholarGoogle ScholarCross RefCross Ref
  15. [15] Hiller Matthias, Merli Dominik, Stumpf Frederic, and Sigl Georg. 2012. Complementary IBS: Application specific error correction for PUFs. In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust. IEEE, 16.Google ScholarGoogle ScholarCross RefCross Ref
  16. [16] Hori Yohei, Yoshida Takahiro, Katashita Toshihiro, and Satoh Akashi. 2010. Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 298303. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. [17] Krachenfels Thilo, Lohrke Heiko, Seifert Jean-Pierre, Dietz Enrico, Frohmann Sven, and Hübers Heinz-Wilhelm. 2020. Evaluation of Low-Cost Thermal Laser Stimulation for Data Extraction and Key Readout. J. Hardw. Syst. Secur. 4, 1 (2020), 2433.Google ScholarGoogle ScholarCross RefCross Ref
  18. [18] Kumar Sandeep S., Guajardo Jorge, Maes Roel, Schrijen Geert-Jan, and Tuyls Pim. 2008. The Butterfly PUF Protecting IP on every FPGA. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 6770. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. [19] Lohrke Heiko, Tajik Shahin, Krachenfels Thilo, Boit Christian, and Seifert Jean-Pierre. 2018. Key Extraction Using Thermal Laser Stimulation. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2018, 3 (2018), 573595.Google ScholarGoogle ScholarCross RefCross Ref
  20. [20] Machida Takanori, Yamamoto Dai, Iwamoto Mitsugu, and Sakiyama Kazuo. 2015. A New Arbiter PUF for Enhancing Unpredictability on FPGA. Sci. World J. 2015, 864812 (2015), 1–13.Google ScholarGoogle ScholarCross RefCross Ref
  21. [21] Maiti Abhranil, McDougall Logan, and Schaumont Patrick. 2011. The Impact of Aging on an FPGA-based Physical Unclonable Function. In Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL). IEEE, 151156. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. [22] Maiti Abhranil and Schaumont Patrick. 2011. Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive. J. Cryptol. 24, 2 (2011), 375397. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. [23] Majzoobi Mehrdad, Koushanfar Farinaz, and Devadas Srinivas. 2010. FPGA PUF Using Programmable Delay Lines. In Proceedings of the IEEE International Workshop on Information Forensics and Security. IEEE, 16.Google ScholarGoogle ScholarCross RefCross Ref
  24. [24] Majzoobi Mehrdad, Koushanfar Farinaz, and Potkonjak Miodrag. 2009. Techniques for Design and Implementation of Secure Reconfigurable PUFs. ACM Trans. Reconfig. Technol. Syst. 2, 1 (2009), 133. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. [25] Morozov Sergey, Maiti Abhranil, and Schaumont Patrick. 2009. A Comparative Analysis of Delay-based PUF Implementations on FPGA. IACR Cryptol. ePrint Arch. 2009 (2009), 629.Google ScholarGoogle Scholar
  26. [26] Platzner Marco, Teich Jürgen, and Wehn Norbert. 2010. Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer Science & Business Media. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. [27] Rahman M. T. and Asadizanjani N.. 2019. Backside Security Assessment of Modern SoCs. In Proceedings of the 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV’19). IEEE, 1824.Google ScholarGoogle ScholarCross RefCross Ref
  28. [28] Rührmair Ulrich, Sölter Jan, and Sehnke Frank. 2009. On the Foundations of Physical Unclonable Functions. IACR Cryptol. ePrint Arch. 2009 (2009), 277.Google ScholarGoogle Scholar
  29. [29] Streit Franz-Josef, Fritz Florian, Becher Andreas, Wildermann Stefan, Werner Stefan, Schmidt-Korth Martin, Pschyklenk Michael, and Teich Jürgen. 2020. Secure Boot from Non-Volatile Memory for Programmable SoC Architectures. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’20). IEEE, 102110.Google ScholarGoogle ScholarCross RefCross Ref
  30. [30] Streit Franz-Josef, Krüger Paul, Becher Andreas, Schlumberger Jens, Wildermann Stefan, and Teich Jürgen. 2021. CHOICE—A Tunable PUF-Design for FPGAs. In Proceedings of the 31st International Conference on Field-Programmable Logic and Applications (FPL’21). IEEE, 3844.Google ScholarGoogle ScholarCross RefCross Ref
  31. [31] Streit Franz-Josef, Wildermann Stefan, Pschyklenk Michael, and Teich Jürgen. 2021. Providing Tamper-Secure SoC Updates through Reconfigurable Hardware. In Applied Reconfigurable Computing. Architectures, Tools, and Applications. Springer International Publishing, 242253.Google ScholarGoogle Scholar
  32. [32] Suh G. Edward and Devadas Srinivas. 2007. Physical Unclonable Functions for Device Authentication and Secret Key Generation. In Proceedings of the 44th ACM/IEEE Design Automation Conference. IEEE, 914. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. [33] Trimberger Stephen M. and Moore Jason J.. 2014. FPGA Security: Motivations, Features, and Applications. Proc. IEEE 102, 8 (2014), 12481265.Google ScholarGoogle ScholarCross RefCross Ref
  34. [34] Usmani Mohammad A., Keshavarz Shahrzad, Matthews Eric, Shannon Lesley, Tessier Russel, and Holcomb Daniel E.. 2018. Efficient PUF-based Key Generation in FPGAs using Per-Device Configuration. IEEE Trans. Very Large Scale Integr. Syst. 27, 2 (2018), 364375.Google ScholarGoogle ScholarCross RefCross Ref
  35. [35] Xilinx. 2016. 7 Series FPGAs Configurable Logic Block—User Guide. Retrieved from https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf.Google ScholarGoogle Scholar
  36. [36] Xilinx. 2018. 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter. Retrieved from https://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf.Google ScholarGoogle Scholar
  37. [37] Xilinx. 2020. Zynq-7000 SoC DC and AC Switching Characteristics. Retrieved from https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf.Google ScholarGoogle Scholar
  38. [38] Xu Xiaolin and Holcomb Daniel. 2016. A Clockless Sequential PUF with Autonomous Majority Voting. In Proceedings of the 26th Great Lakes Symposium on VLSI. 2732. Google ScholarGoogle ScholarDigital LibraryDigital Library
  39. [39] Zhang Jiliang, Lin Yaping, Lyu Yongqiang, and Qu Gang. 2015. A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing. IEEE Trans. Info. Forensics Security 10, 6 (2015), 11371150.Google ScholarGoogle ScholarDigital LibraryDigital Library
  40. [40] Zhang Ji-Liang, Wu Qiang, Ding Yi-Peng, Lv Yong-Qiang, Zhou Qiang, Xia Zhi-Hua, Sun Xing-Ming, and Wang Xing-Wei. 2016. Techniques for Design and Implementation of an FPGA-Specific Physical Unclonable Function. J. Comput. Sci. Technol. 31, 1 (2016), 124136.Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. Design and Evaluation of a Tunable PUF Architecture for FPGAs

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM Transactions on Reconfigurable Technology and Systems
        ACM Transactions on Reconfigurable Technology and Systems  Volume 15, Issue 1
        March 2022
        262 pages
        ISSN:1936-7406
        EISSN:1936-7414
        DOI:10.1145/3494949
        • Editor:
        • Deming Chen
        Issue’s Table of Contents

        Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 29 November 2021
        • Accepted: 1 October 2021
        • Revised: 1 September 2021
        • Received: 1 June 2021
        Published in trets Volume 15, Issue 1

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article
        • Refereed
      • Article Metrics

        • Downloads (Last 12 months)97
        • Downloads (Last 6 weeks)8

        Other Metrics

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Full Text

      View this article in Full Text.

      View Full Text

      HTML Format

      View this article in HTML Format .

      View HTML Format
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!