Abstract
FPGA-based Physical Unclonable Functions (PUF) have emerged as a viable alternative to permanent key storage by turning effects of inaccuracies during the manufacturing process of a chip into a unique, FPGA-intrinsic secret. However, many fixed PUF designs may suffer from unsatisfactory statistical properties in terms of uniqueness, uniformity, and robustness. Moreover, a PUF signature may alter over time due to aging or changing operating conditions, rendering a PUF insecure in the worst case. As a remedy, we propose CHOICE, a novel class of FPGA-based PUF designs with tunable uniqueness and reliability characteristics. By the use of addressable shift registers available on an FPGA, we show that a wide configuration space for adjusting a device-specific PUF response is obtained without any sacrifice of randomness. In particular, we demonstrate the concept of address-tunable propagation delays, whereby we are able to increase or decrease the probability of obtaining “
- [1] . 2021. rc-openlib. Retrieved from https://www.cs12.tf.fau.eu/research/projects/rc-openlib.Google Scholar
- [2] . 2010. A PUF Design for Secure FPGA-based Embedded Systems. In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE Press, 1–6. Google Scholar
Digital Library
- [3] . 2011. Stress-Aware Module Placement on Reconfigurable Devices. In Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL’11). IEEE, 277–281. Google Scholar
Digital Library
- [4] . 2010. Memory Leakage-Resilient Encryption Based on Physically Unclonable Functions. In Towards Hardware-Intrinsic Security. Springer, 135–164. Google Scholar
Digital Library
- [5] . 2004. Reusable Cryptographic Fuzzy Extractors. In Proceedings of the 11th ACM Conference on Computer and Communications Security. 82–91. Google Scholar
Digital Library
- [6] . 1991. MJRTY—A fast majority vote algorithm. In Automated Reasoning. Springer, 105–117.Google Scholar
- [7] . 2016. Reusable Fuzzy Extractors for Low-Entropy Distributions. In Proceedings of the International Conference on the Theory and Applications of Cryptographic Techniques. Springer. Google Scholar
Digital Library
- [8] . 2014. Helper Data Algorithms for PUF-based Key Generation: Overview and Analysis. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 34, 6 (2014), 889–902.Google Scholar
Digital Library
- [9] . 2020. A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. J. Cryptogr. Eng. 11, 3 (2020), 1–12.Google Scholar
- [10] . 2015. Ultra-compact and Robust FPGA-based PUF Identification Generator. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’15). IEEE, 934–937.Google Scholar
Cross Ref
- [11] . 2007. FPGA Intrinsic PUFs and Their Use for IP Protection. In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 63–80. Google Scholar
Digital Library
- [12] . 2013. FPGA PUF Based on Programmable LUT Delays. In Proceedings of the Euromicro Conference on Digital System Design. 697–704. Google Scholar
Digital Library
- [13] . 2019. In-depth Analysis and Enhancements of RO-PUFs with a Partial Reconfiguration Framework on Xilinx Zynq-7000 SoC FPGAs. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’19). IEEE, 238–247.Google Scholar
Cross Ref
- [14] . 2018. Large Scale RO PUF Analysis over Slice Type, Evaluation Time and Temperature on 28nm Xilinx FPGAs. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’18). IEEE, 126–133.Google Scholar
Cross Ref
- [15] . 2012. Complementary IBS: Application specific error correction for PUFs. In Proceedings of the IEEE International Symposium on Hardware-oriented Security and Trust. IEEE, 1–6.Google Scholar
Cross Ref
- [16] . 2010. Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 298–303. Google Scholar
Digital Library
- [17] . 2020. Evaluation of Low-Cost Thermal Laser Stimulation for Data Extraction and Key Readout. J. Hardw. Syst. Secur. 4, 1 (2020), 24–33.Google Scholar
Cross Ref
- [18] . 2008. The Butterfly PUF Protecting IP on every FPGA. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 67–70. Google Scholar
Digital Library
- [19] . 2018. Key Extraction Using Thermal Laser Stimulation. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2018, 3 (2018), 573–595.Google Scholar
Cross Ref
- [20] . 2015. A New Arbiter PUF for Enhancing Unpredictability on FPGA. Sci. World J. 2015, 864812 (2015), 1–13.Google Scholar
Cross Ref
- [21] . 2011. The Impact of Aging on an FPGA-based Physical Unclonable Function. In Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL). IEEE, 151–156. Google Scholar
Digital Library
- [22] . 2011. Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive. J. Cryptol. 24, 2 (2011), 375–397. Google Scholar
Digital Library
- [23] . 2010. FPGA PUF Using Programmable Delay Lines. In Proceedings of the IEEE International Workshop on Information Forensics and Security. IEEE, 1–6.Google Scholar
Cross Ref
- [24] . 2009. Techniques for Design and Implementation of Secure Reconfigurable PUFs. ACM Trans. Reconfig. Technol. Syst. 2, 1 (2009), 1–33. Google Scholar
Digital Library
- [25] . 2009. A Comparative Analysis of Delay-based PUF Implementations on FPGA. IACR Cryptol. ePrint Arch. 2009 (2009), 629.Google Scholar
- [26] . 2010. Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer Science & Business Media. Google Scholar
Digital Library
- [27] . 2019. Backside Security Assessment of Modern SoCs. In Proceedings of the 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV’19). IEEE, 18–24.Google Scholar
Cross Ref
- [28] . 2009. On the Foundations of Physical Unclonable Functions. IACR Cryptol. ePrint Arch. 2009 (2009), 277.Google Scholar
- [29] . 2020. Secure Boot from Non-Volatile Memory for Programmable SoC Architectures. In Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST’20). IEEE, 102–110.Google Scholar
Cross Ref
- [30] . 2021. CHOICE—A Tunable PUF-Design for FPGAs. In Proceedings of the 31st International Conference on Field-Programmable Logic and Applications (FPL’21). IEEE, 38–44.Google Scholar
Cross Ref
- [31] . 2021. Providing Tamper-Secure SoC Updates through Reconfigurable Hardware. In Applied Reconfigurable Computing. Architectures, Tools, and Applications. Springer International Publishing, 242–253.Google Scholar
- [32] . 2007. Physical Unclonable Functions for Device Authentication and Secret Key Generation. In Proceedings of the 44th ACM/IEEE Design Automation Conference. IEEE, 9–14. Google Scholar
Digital Library
- [33] . 2014. FPGA Security: Motivations, Features, and Applications. Proc. IEEE 102, 8 (2014), 1248–1265.Google Scholar
Cross Ref
- [34] . 2018. Efficient PUF-based Key Generation in FPGAs using Per-Device Configuration. IEEE Trans. Very Large Scale Integr. Syst. 27, 2 (2018), 364–375.Google Scholar
Cross Ref
- [35] . 2016. 7 Series FPGAs Configurable Logic Block—User Guide. Retrieved from https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf.Google Scholar
- [36] . 2018. 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter. Retrieved from https://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf.Google Scholar
- [37] . 2020. Zynq-7000 SoC DC and AC Switching Characteristics. Retrieved from https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf.Google Scholar
- [38] . 2016. A Clockless Sequential PUF with Autonomous Majority Voting. In Proceedings of the 26th Great Lakes Symposium on VLSI. 27–32. Google Scholar
Digital Library
- [39] . 2015. A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing. IEEE Trans. Info. Forensics Security 10, 6 (2015), 1137–1150.Google Scholar
Digital Library
- [40] . 2016. Techniques for Design and Implementation of an FPGA-Specific Physical Unclonable Function. J. Comput. Sci. Technol. 31, 1 (2016), 124–136.Google Scholar
Cross Ref
Index Terms
Design and Evaluation of a Tunable PUF Architecture for FPGAs
Recommendations
Evaluation of delay PUFs on CMOS 65 nm technology: ASIC vs FPGA
HASP '13: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and PrivacyThis paper presents a comparative study of delay Physically Unclonable Functions (PUFs) designed in CMOS-65nm technology platforms: ASIC and FPGA (Xilinx Virtex-5). The performances are analyzed for two types of silicon PUFs, namely the arbiter and the ...
Design and evaluation of a hardware/software FPGA-based system for fast image processing
We evaluate the performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks. The system architecture is based on hardware featuring a Field Programmable Gate Array (FPGA) co-processor and a host ...
An Energy-Efficient PUF Design: Computing While Racing
ISLPED '16: Proceedings of the 2016 International Symposium on Low Power Electronics and DesignPhysical unclonable functions (PUFs) take advantage of the effect of process variation on hardware to obtain their unclonability. Traditional PUF design only focuses on the analog signals of circuits. An arbiter PUF, for example, generates responses by ...






Comments