Juxtaposing Vivado Design Flows in Batch Mode

ABSTRACT

Re-configurable hardware devices are at the forefront of technological advancement and academic research, with their most prominent delegate being Field Programmable Gate Arrays (FPGAs). A typical FPGA design cycle may consist of multiple runs considering each available option targeting conflicting quality-of-result characteristics, based on a set of constraints, that narrows down the number of feasible implementations. Thus, prior knowledge of each strategy’s performance might be considered rather useful from a designer’s perspective. This paper presents a comparative study considering all available synthesis and implementation strategies of Xilinx’s Vivado Design Suite, and tries to pinpoint key characteristics that may be effective in view of future endeavors.

References

1. [n.d.]. Vivado Design Suite Tcl Command Reference Guide. http://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2020_1/ug835-vivado-tcl-commands.pdf
2. Christoph Albrecht. 2005. IWLS 2005 benchmarks. In International Workshop for Logic Synthesis (IWLS): http://www. iwls. org.
3. Luca Amarú, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. 2015. The EPFL combinational benchmark suite. In Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS).
4. Moslem Amiri, Fahad Manzoor Siddiqui, Colm Kelly, Roger Woods, Karen Rafferty, and Burak Bardak. 2017. FPGA-based soft-core processors for image processing applications. Journal of signal processing systems 87, 1 (2017), 139–156.
5. Michael Balszun, Martin Geier, and Samarjit Chakraborty. 2020. Predictable vision for autonomous systems. In 2020 IEEE 23rd International Symposium on Real-Time Distributed Computing (ISORC). IEEE, 116–123.
6. Kiruki Cosmas and Asami Kenichi. 2020. Utilization of FPGA for onboard inference of landmark localization in CNN-Based spacecraft pose estimation. Aerospace 7, 11 (2020), 159.
7. Lei Fu, Ce Guo, and Wayne Luk. 2021. FPGA-accelerated Agent-Based Simulation for COVID-19. In 2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS). IEEE, 1–4.
8. Alan D George and Christopher M Wilson. 2018. Onboard processing with hybrid and reconfigurable computing on small satellites. Proc. IEEE 106, 3 (2018), 458–470.
9. Cong Hao, Atif Sarwari, Zhijie Jin, Husam Abu-Haimed, Daryl Sew, Yuhong Li, Xinheng Liu, Bryan Wu, Dongdong Fu, Junli Gu, 2019. A hybrid GPU+ FPGA system design for autonomous driving cars. In 2019 IEEE International Workshop on Signal Processing Systems (SiPS). IEEE, 121–126.
10. Carlos AC Jorge, Alexandre S Nery, Alba CMA Melo, and Alfredo Goldman. 2021. A CPU-FPGA heterogeneous approach for biological sequence comparison using high-level synthesis. Concurrency and Computation: Practice and Experience 33, 4(2021), e6007.
11. Qin Liu, Tian Liang, Zhen Huang, and Venkata Dinavahi. 2019. Real-time FPGA-based hardware neural network for fault detection and isolation in more electric aircraft. IEEE Access 7(2019), 159831–159841.
12. MV Ganeswara Rao, P Rajesh Kumar, and A Mallikarjuna Prasad. 2016. Implementation of real time image processing system with FPGA and DSP. In 2016 International Conference on Microelectronics, Computing and Communications (MicroCom). IEEE, 1–4.
13. Fynn Schwiegelshohn, Lars Gierke, and Michael Hübner. 2015. FPGA based traffic sign detection for automotive camera systems. In 2015 10th international symposium on reconfigurable communication-centric systems-on-chip (ReCoSoC). IEEE, 1–6.
14. Fahad Siddiqui, Sam Amiri, Umar Ibrahim Minhas, Tiantai Deng, Roger Woods, Karen Rafferty, and Daniel Crookes. 2019. Fpga-based processor acceleration for image processing applications. Journal of Imaging 5, 1 (2019), 16.
15. Kevin Vaca, Mitchell M Jefferies, and Xiaokun Yang. 2019. An open audio processing platform with zync fpga. In 2019 IEEE International Symposium on Measurement and Control in Robotics (ISMCR). IEEE, D1–2.
16. Stepan Vyazigin, Anuar Dyusembaev, and Madina Mansurova. 2021. Emulation of x86 Computer on FPGA. In 2020 IEEE 8th Workshop on Advances in Information, Electronic and Electrical Engineering (AIEEE). IEEE, 1–6.
17. Lars Wienbrandt. 2014. The FPGA-based high-performance computer RIVYERA for applications in bioinformatics. In Conference on Computability in Europe. Springer, 383–392.
18. Marek Wójcikowski and Bogdan Pankiewicz. 2013. ASIC design example of complex SoC with FPGA prototyping. Przeglad Elektrotechiczny(2013), 156–158.

Index Terms

• Hardware

  • Electronic design automation