Abstract
This work demonstrates a novel method of accelerating FPGA aging by configuring FPGAs to implement thousands of short circuits, resulting in high on-chip currents and temperatures. Patterns of ring oscillators are placed across the chip and are used to characterize the operating frequency of the FPGA fabric.
Over the course of several months of running the short circuits on two-thirds of the reconfigurable fabric, with daily characterization of the FPGA 6 performance, we demonstrate a decrease in FPGA frequency of 8.5%. We demonstrate that this aging is induced in a non-uniform manner. The maximum slowdown outside of the shorted regions is 2.1%, or about a fourth of the maximum slowdown that is experienced inside the shorted region. In addition, we demonstrate that the slowdown is linear after the first two weeks of the experiment and is unaffected by a recovery period.
Additional experiments involving short circuits are also performed to demonstrate the results of our initial experiments are repeatable. These experiments also use a more fine-grained characterization method that provides further insight into the non-uniformed nature of the aging caused by short circuits.
- [1] . Transistor aging and reliability in 14nm tri-gate technology. In Reliability Physics Symposium.
DOI: Google ScholarCross Ref
- [2] . Aging effects in FPGAs: An experimental analysis. In Conference on Field Programmable Logic and Applications (FPL). 1–4.
DOI: Google ScholarCross Ref
- [3] . Aging-aware high-level physical planning for reconfigurable systems. In Asia and South Pacific Design Automation Conference (ASP-DAC). 631–636.
DOI: Google ScholarCross Ref
- [4] . Aging analysis for recycled FPGA detection. In Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). 171–176.
DOI: Google ScholarCross Ref
- [5] . The impact of aging on an FPGA-based physical unclonable function. In Conference on Field Programmable Logic and Applications (FPL). 151–156.
DOI: Google ScholarCross Ref
- [6] N. H. E. Weste and D. Harris. 2005. CMOS VLSI Design A Circuits and Systems Perspective, MA, Reading:Addison-Wesley. http://swarm.cs.pub.ro/mbarbulescu/SMPA/CMOS-VLSI-design.pdf.Google Scholar
- [7] . JEP122C. ([n. d.]). https://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.478.4344&rep=rep1&type=pdf.Google Scholar
- [8] . Aging effects on ring-oscillator-based physical unclonable functions on FPGAs. In Conference on ReConFigurable Computing and FPGAs (ReConFig). 1–6.
DOI: Google ScholarCross Ref
- [9] . Highly efficient implementation of physical unclonable functions on FPGAs. The Technical University of Munich. https://mediatum.ub.tum.de/doc/1355406/1355406.pdf.Google Scholar
- [10] . Degradation in FPGAs: Measurement and modelling. 2010. In Symposium on Field Programmable Gate Arrays (FPGA’10). Association for Computing Machinery, 229–238.
DOI: Google ScholarCross Ref
- [11] . 2012. Design of ring oscillator structures for measuring isolated NBTI and PBTI. In IEEE International Symposium on Circuits and Systems (ISCAS). 1580–1583.
DOI: Google ScholarCross Ref
- [12] . 2006. A comparative study of NBTI and PBTI (charge trapping) in SiO2/HfO2 stacks with FUSI, TiN, Re Gates. In Symposium on VLSI Technology.23–25.
DOI: Google ScholarCross Ref
- [13] . Artix-7 FPGAs data sheet: DC and AC switching characteristics (DS181). ([n. d.]), 64. https://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf.Google Scholar
- [14] . 2018. Accelerating electromigration aging for fast failure detection for nanometer ICs. In 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). 623–630.
DOI: Google ScholarCross Ref
- [15] . 2016. FPGA LUT delay degradation due to HCI: Experiment and simulation results. Microelectron. Reliab. 64 (2016), 31–35.
DOI: Google ScholarCross Ref
- [16] . 2015. The dependence of BTI and HCI-induced frequency degradation on interconnect length and its circuit level implications. IEEE Trans. Very Large Scale Integ. Syst. 23, 2 (2015), 280–291.
DOI: Google ScholarCross Ref
- [17] . 2010. An all-in-one silicon odometer for separately monitoring HCI, BTI, and TDDB. IEEE J. Solid-state Circ. 45, 4 (2010), 817–829.
DOI: Google ScholarCross Ref
- [18] . 2019. Temperature dependence of TDDB at high frequency in 28FDSOI. Microelectron. Reliab. 100–101 (2019), 113422.
DOI: Google ScholarCross Ref
- [19] . Short-circuits on FPGAs caused by partial runtime reconfiguration. In Conference on Field Programmable Logic and Applications (FPL). 596–601.
DOI: Google ScholarCross Ref
- [20] . FPGA viruses. 1999. In Conference on Field Programmable Logic and Applications (FPL) (Lecture Notes in Computer Science), , , and (Eds.). Springer, 291–300.
DOI: Google ScholarCross Ref
- [21] . 2014. A power side-channel-based digital to analog converter for Xilinx FPGAs. In Symposium on Field-Programmable Gate Arrays (FPGA’14). Association for Computing Machinery, 113–116.
DOI: Google ScholarCross Ref
- [22] M. Slimani, K. Benkalaia, and L. Naviner. 2017. Analysis of ageing effects on ARTIX7 XILINX FPGA. Microelectronics Reliability 76–77 (2017), 168–173.Google Scholar
- [23] R. S. Chakraborty, I. Saha, A. Palchaudhuri, and G. K. Naik. 2013. Hardware trojan insertion by direct modification of FPGA configuration bitstream. IEEE Design Test 30, 2 (2013), 45–54.Google Scholar
- [24] . 2012. Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems. ACM Trans. Reconfig. Technol. Syst. 5, 1 (2012), 1–26.Google Scholar
Digital Library
- [25] . 2015. Delay-bounded routing for shadow registers. In ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 56–65.Google Scholar
- [26] . RapidWright: Enabling custom crafted implementations for FPGAs. In Symposium on Field-programmable Custom Computing Machines (FCCM). 133–140.
DOI: Google ScholarCross Ref
- [27] . 2020. Using novel configuration techniques for accelerated FPGA aging. In 30th International Conference on Field-Programmable Logic and Applications (FPL). 169–175.
DOI: Google ScholarCross Ref
- [28] . 2012. Determination of on-chip temperature gradients on reconfigurable hardware. In International Conference on Reconfigurable Computing and FPGAs. 1–8.
DOI: Google ScholarCross Ref
- [29] . 2010. Ring oscillators as thermal sensors in FPGAs: Experiments in low voltage. In Southern Programmable Logic Conference (SPL). IEEE, 133–137.Google Scholar
Cross Ref
- [30] . 2006. Analysis of NBTI degradation- and recovery-behavior based on ultra fast VT-measurements. In IEEE International Reliability Physics Symposium. 448–453.
DOI: Google ScholarCross Ref
- [31] . 2010. Recovery of negative and positive bias temperature stress in pMOSFETs. In IEEE International Integrated Reliability Workshop Final Report. 8–11.
DOI: Google ScholarCross Ref
- [32] . 2004. Modeling of the substrate current and characterization of traps in MOSFETs under sub-bandgap photonic excitation. J. Kor. Phys. Societ. 45, 2 (2004), 1283–1287.Google Scholar
- [33] . 1991. MOSFET substrate current model for circuit simulation. IEEE Trans. Electron. Dev. 38, 6 (1991), 1392–1398.
DOI: Google ScholarCross Ref
- [34] . 2010. Fine-grained characterization of process variation in FPGAs. In International Conference on Field-programmable Technology. 138–145.
DOI: Google ScholarCross Ref
Index Terms
Inducing Non-uniform FPGA Aging Using Configuration-based Short Circuits
Recommendations
Digit-Serial DSP Library for Optimized FPGA Configuration
FCCM '98: Proceedings of the IEEE Symposium on FPGAs for Custom Computing MachinesThis paper gives the digit-serial DSP libraries used to implement the digit-serial DSP architecture for field programmable gate arrays (FPGAs) and compares schematic-based FPGA design with design based on logic synthesis for digit-serial DSP libraries. ...
Handling FPGA Faults and Configuration Sequencing Using a Hardware Extension
FPL '02: Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and ApplicationsRun-time reconfiguration (RTR) applied to field-programmable logic allows for fast reconfiguration of parts of a user circuit in the presense of faults in the underlying programmable logic. The regular structure of field-programmable gate arrays (FPGAs) ...
Application specific FPGA using heterogeneous logic blocks
ARC'10: Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and ApplicationsAn Application Specific Inflexible FPGA (ASIF) [12] is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at different times. Application circuits are efficiently placed and routed on an FPGA in such a ...






Comments