Abstract
Field-programmable gate arrays (FGPAs) are widely used because of the superiority in flexibility and lower non-recurring engineering cost. How to optimize the routing architecture is a key problem for FPGA architects because it has a large impact on FPGA area, delay, and routability. In academia, the routing architecture is mainly based on the connection blocks (CBs) and switch blocks (SBs), whereas most research has focused on SB architectures, such as Wilton, Universal, and Disjoint SB patterns. In this article, we propose a novel unidirectional routing architecture—general interconnection block (GIB)—to improve FPGA performance. With the GIB architecture, logic block (LB) pins can directly connect with the adjacent GIBs without programmable switches. Inside a GIB, LB pins can connect to the routing channel tracks on the four sides of a GIB. In particular, the logic pins from different neighboring LBs that connect to the same GIB can connect with each other with only one programmable switch. In addition, we enhance VTR to support the GIB with bent wires and develop a searching framework based on the simulated annealing algorithm to search for a near-optimal distribution of wire types. We evaluate the GIB architecture on VTR 8 with the provided benchmark circuits. The experimental results show that the GIB architecture with length-4 wires can achieve 9.5% improvement on the critical path delay and 11.1% improvement on the area-delay product compared to the VTR CB-SB architecture with length-4 wires. After exploring mixed wire types, the optimized GIB architecture can further improve the delay by 16.4% and area-delay product by 17.1% compared to the CB-SB architecture with length-4 wires.
- [1] . 1999. FPGA routing architecture: Segmentation and buffering to optimize speed and density. In Proceedings of the ACM/SIGDA 7th International Symposium on Field-Programmable Gate Arrays. 59–68.Google Scholar
Digital Library
- [2] . 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic.Google Scholar
Digital Library
- [3] . 2012. ZUMA: An open FPGA overlay architecture. In Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. IEEE, Los Alamitos, CA, 93–96.Google Scholar
Digital Library
- [4] . 1996. Universal switch modules for FPGA design. ACM Transactions on Design Automation of Electronic Systems 1, 1 (1996), 80–101.Google Scholar
Digital Library
- [5] . 2000. Timing-driven routing for symmetrical array-based FPGAs. ACM Transactions on Design Automation of Electronic Systems 5, 3 (2000), 433–450.Google Scholar
Digital Library
- [6] . 2009. Diagonal tracks in FPGAs: A performance evaluation. In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 245–248.Google Scholar
Digital Library
- [7] . 2013. Optimization and Modeling of FPGA Circuitry in Advanced Process Technology. Master’s Thesis. Graduate Department of Electrical and Computer Engineering, University of Toronto.Google Scholar
- [8] . 2020. Architectural enhancements in Intel® Agilex™ FPGAs. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 140–149.Google Scholar
Digital Library
- [9] . 2011. Stratix IV Device Handbook, Vol. 1. Altera Corporation.Google Scholar
- [10] . 2007. Assessing carbon nanotube bundle interconnect for future FPGA architectures. In Proceedings of the 2007 Design, Automation, and Test in Europe Conference and Exhibition. IEEE, Los Alamitos, CA, 1–6.Google Scholar
Cross Ref
- [11] . 2008. Designing efficient input interconnect blocks for LUT clusters using counting and entropy. ACM Transactions on Reconfigurable Technology and Systems 1, 1 (2008), 1–28.Google Scholar
Digital Library
- [12] . 2019. Xilinx adaptive compute acceleration platform: Versal™ architecture. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 84–93.Google Scholar
Digital Library
- [13] . 2020. A tile-based interconnect model for FPGA architecture exploration. In Proceedings of the 2020 Great Lakes Symposium on VLSI. 113–118.Google Scholar
Digital Library
- [14] . 2009. An energy and power consumption analysis of FPGA routing architectures. In Proceedings of the 2009 International Conference on Field-Programmable Technology. IEEE, Los Alamitos, CA, 324–327.Google Scholar
Cross Ref
- [15] . 1995. An empirical model for accurate estimation of routing delay in FPGAs. In Proceedings of the IEEE International Conference on Computer Aided Design (ICCAD’95). IEEE, Los Alamitos, CA, 328–331.Google Scholar
Cross Ref
- [16] . 1993. Modelling routing delays in SRAM-based FPGAs. In Proceedings of the Canadian Conference on VLSI. 6B.Google Scholar
- [17] . 1983. Optimization by simulated annealing. Science 220, 4598 (1983), 671–680.Google Scholar
Digital Library
- [18] . 2007. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 26, 2 (2007), 203–215. Google Scholar
Digital Library
- [19] . 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology (IEEE Cat. No. 04EX921). IEEE, Los Alamitos, CA, 41–48.Google Scholar
Cross Ref
- [20] . 2001. Using sparse crossbars within LUT. In Proceedings of the 2001 ACM/SIGDA 9th International Symposium on Field-Programmable Gate Arrays. 59–68.Google Scholar
Digital Library
- [21] . 1997. On two-step routing for FPGAs. In Proceedings of the 1997 International Symposium on Physical Design. 60–66.Google Scholar
Digital Library
- [22] . 2002. Analytical framework for switch block design. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 122–131.Google Scholar
Cross Ref
- [23] . 2005. The Stratix II logic and routing architecture. In Proceedings of the 2005 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 14–20.Google Scholar
Digital Library
- [24] . 2009. Architectural enhancements in Stratix-III™ and Stratix-IV™. In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 33–42.Google Scholar
Digital Library
- [25] . 2003. The Stratix™ routing and logic architecture. In Proceedings of the 2003 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 12–20.Google Scholar
Digital Library
- [26] . 2013. Architectural enhancements in Stratix V™. In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 147–156.Google Scholar
Digital Library
- [27] . 2016. The Stratix™ 10 highly pipelined FPGA architecture. In Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 159–168.Google Scholar
Digital Library
- [28] . 2010. Exploring FPGA routing architecture stochastically. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, 10 (2010), 1509–1522.Google Scholar
Digital Library
- [29] . 2017. Physical design challenges and innovations to meet power, speed, and area scaling trend. In Proceedings of the 2017 ACM International Symposium on Physical Design. 63–63.Google Scholar
Digital Library
- [30] . 2014. VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Transactions on Reconfigurable Technology and Systems 7, 2 (2014), 1–30.Google Scholar
Digital Library
- [31] . 2010. General switch box modeling and optimization for FPGA routing architectures. In Proceedings of the 2010 International Conference on Field-Programmable Technology. IEEE, Los Alamitos, CA, 320–323.Google Scholar
Cross Ref
- [32] . 2000. Timing-driven placement for FPGAs. In Proceedings of the 2000 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 203–213.Google Scholar
Digital Library
- [33] . 1999. A new switch block for segmented FPGAs. In Proceedings of the International Workshop on Field-Programmable Logic and Applications. 274–281.Google Scholar
Cross Ref
- [34] . 2008. Pathfinder: A negotiation-based performance-driven router for FPGAs. In Reconfigurable Computing. Elsevier, 365–381.Google Scholar
Cross Ref
- [35] . 2009. The Virtex-5 routing and logic architecture. Annual Journal of Electronics 3 (2009), 107–110.Google Scholar
- [36] . 2020. VTR 8: High-performance cad and customizable FPGA architecture modelling. ACM Transactions on Reconfigurable Technology and Systems 13, 2 (2020), 1–55.Google Scholar
Digital Library
- [37] . 2020. AIR: A fast but lazy timing-driven FPGA router. In Proceedings of the 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC’20). IEEE, Los Alamitos, CA, 338–344.Google Scholar
Digital Library
- [38] . 2010. The effect of multi-bit based connections on the area efficiency of FPGAs utilizing unidirectional routing resources. In Proceedings of the 2010 International Conference on Field-Programmable Technology. IEEE, Los Alamitos, CA, 216–223.Google Scholar
Cross Ref
- [39] . 2020. Straight to the point: Intra-and intercluster LUT connections to mitigate the delay of programmable routing. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 150–160.Google Scholar
Digital Library
- [40] . 2016. The speed of diversity: Exploring complex FPGA routing topologies for the global metal layer. In Proceedings of the 2016 26th International Conference on Field-Programmable Logic and Applications (FPL’16). 1–10. Google Scholar
Cross Ref
- [41] . 2021. NetCracker: A peek into the routing architecture of Xilinx 7-Series FPGAs. In Proceedings of the 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 11–22.Google Scholar
Digital Library
- [42] . 2002. Nearest neighbour interconnect architecture in deep submicron FPGAs. In Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No. 02CH37285). 59–62. Google Scholar
Cross Ref
- [43] . 2020. GIB: A novel unidirectional interconnection architecture for FPGA. In Proceedings of the 2020 International Conference on Field-Programmable Technology (ICFPT’20). 174–181. Google Scholar
Cross Ref
- [44] . 2005. HARP: Hard-wired routing pattern FPGAs. In Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate Arrays. 21–29.Google Scholar
Digital Library
- [45] . 2019. Bent routing pattern for FPGA. In Proceedings of the 2019 29th International Conference on Field-Programmable Logic and Applications (FPL’19). 9–16. Google Scholar
Cross Ref
- [46] . 2019. A study on switch block patterns for tileable FPGA routing architectures. In Proceedings of the 2019 International Conference on Field-Programmable Technology (ICFPT’19). IEEE, Los Alamitos, CA, 247–250.Google Scholar
Cross Ref
- [47] . 2015. Arria™ 10 device architecture. In Proceedings of the 2015 IEEE Custom Integrated Circuits Conference (CICC’15). IEEE, Los Alamitos, CA, 1–8.Google Scholar
Cross Ref
- [48] . 2006. Statistical analysis and design of HARP FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 25, 10 (2006), 2088–2102. Google Scholar
Digital Library
- [49] . 1997. Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. Ph.D. Thesis, Department of Electrical and Computer Engineering, University of Toronto.Google Scholar
- [50] . 2019. COFFE 2: Automatic modelling and optimization of complex and heterogeneous FPGA architectures. ACM Transactions on Reconfigurable Technology and Systems 12, 1 (2019), 1–27.Google Scholar
Digital Library
- [51] . 2004. What if merging connection and switch boxes—An experimental revisit on FPGA architectures. In Proceedings of the 2004 International Conference on Communications, Circuits, and Systems (IEEE Cat. No. 04EX914), Vol. 2. IEEE, Los Alamitos, CA, 1295–1299.Google Scholar
Cross Ref
Index Terms
An Optimized GIB Routing Architecture with Bent Wires for FPGA
Recommendations
Exploring FPGA routing architecture stochastically
Special section on the ACM IEEE international conference on formal methods and models for codesign (MEMOCODE) 2009This paper proposes a systematic strategy to efficiently explore the design space of field-programmable gate array (FPGA) routing architectures. The key idea is to use stochastic methods to quickly locate near-optimal solutions in designing FPGA routing ...
FPGA global routing based on a new congestion metric
ICCD '95: Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and ProcessorsUnlike traditional ASIC routing, the feasibility of routing in FPGAs is constrained not only by the available space within a routing region, but also by the routing capacity of a switch block. Recent work has established the switch-block capacity as a ...
Improvement of cluster-based Mesh FPGA architecture using novel hierarchical interconnect topology and long routing wires
This paper presents an improved interconnect network for Mesh of Clusters (MoC) Field-Programmable Gate Array (FPGA) architecture. Proposed architecture has a depopulated intra-cluster interconnect with flexible Rent's parameter. It presents new multi-...






Comments