skip to main content
research-article

Using Pattern of On-Off Routers and Links and Router Delays to Protect Network-on-Chip Intellectual Property

Authors Info & Claims
Published:24 November 2022Publication History
Skip Abstract Section

Abstract

Intellectual Property (IP) reuse is a well known practice in chip design processes. Nowadays, network-on-chips (NoCs) are increasingly used as IP and sold by various vendors to be integrated in a multiprocessor system-on-chip (MPSoC). However, IP reuse exposes the design to IP theft, and an attacker can launch IP stealing attacks against NoC IPs. With the growing adoption of MPSoC, such attacks can result in huge financial losses. In this article, we propose four NoC IP protection techniques using fingerprint embedding: ON-OFF router-based fingerprinting (ORF), ON-OFF link-based fingerprinting (OLF), Router delay-based fingerprinting (RTDF), and Row delay-based fingerprinting (RWDF). ORF and OLF techniques use patterns of ON-OFF routers and links, respectively, while RTDF and RWDF techniques use router delays to embed fingerprints. We show that all of our proposed techniques require much less hardware overhead compared to an existing NoC IP security solution (square spiral routing) and also provide better security from removal and masking attacks. In particular, our proposed techniques require between 40.75% and 48.43% less router area compared to the existing solution. We also show that our solutions do not affect the normal packet latency and hence do not degrade the NoC performance.

REFERENCES

  1. [1] United States National Institute of Standards and Technology (NIST). 2001. Announcing the Advanced Encryption Standard (AES). Retrieved November 26, 2001 from https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf.Google ScholarGoogle Scholar
  2. [2] Satoh Toshihiro Katashita and Akashi. 2013. Electronic circuit component authenticity determination method. US Patent 2013/0127442, May 23, 2013.Google ScholarGoogle Scholar
  3. [3] Becker Georg T., Fyrbiak Marc, and Kison Christian. 2017. Hardware Obfuscation: Techniques and Open Challenges. Springer International Publishing, 105123.Google ScholarGoogle Scholar
  4. [4] Chang C. H. and Zhang L.. 2014. A blind dynamic fingerprinting technique for sequential circuit intellectual property protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, 1 (Jan. 2014), 7689. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. [5] Ziener Juergen Teich and Daniel. 2007. Watermarking apparatus, software enabling an implementation of an electronic circuit comprising a watermark, Method for Detecting a Watermark and Apparatus for Detecting a Watermark. US Patent 2007/0220263, September 20, 2007.Google ScholarGoogle Scholar
  6. [6] Fan Y. C.. 2008. Testing-based watermarking techniques for intellectual-property identification in SOC design. IEEE Transactions on Instrumentation and Measurement 57, 3 (March 2008), 467479. Google ScholarGoogle ScholarCross RefCross Ref
  7. [7] Kahng A. B., Lach J., Mangione-Smith W. H., Mantik S., Markov I. L., Potkonjak M., Tucker P., Wang H., and Wolfe G.. 2001. Constraint-based watermarking techniques for design IP protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20, 10 (Oct. 2001), 12361252. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. [8] Kahng Andrew B., Mantik Stefanus, Markov Igor L., Potkonjak Miodrag, Tucker Paul, Wang Huijuan, and Wolfe Gregory. 1998. Robust IP watermarking methodologies for physical design. In Proceedings of the 35th Annual Design Automation Conference. 782787.Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. [9] Liang Wei, Liao Bo, Long Jing, Jiang Yan, and Peng Li. 2016. Study on PUF based secure protection for IC design. Microprocessors and Microsystems 45 (2016), 5666. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. [10] Liu Bao and Qu Gang. 2016. VLSI supply chain security risks and mitigation techniques: A survey. Integration, the VLSI Journal 55 (2016), 438448. Google ScholarGoogle ScholarCross RefCross Ref
  11. [11] Liu Q., Ji W., Chen Q., and Mak T.. 2016. IP protection of mesh NoCs using square spiral routing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24, 4 (April 2016), 15601573. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. [12] Qu Gang and Yuan Lin. 2012. Secure Hardware IPs by Digital Watermark. Springer, New York, NY, 123141.Google ScholarGoogle Scholar
  13. [13] Saha Debasri and Sur-Kolay Susmita. 2011. SoC: A real platform for IP reuse, IP infringement, and IP protection. VLSI Design 2011, 731957 (2011), 110.Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. [14] Tehranipoor Mark (Mohammad), Guin Ujjwal, and Forte Domenic. 2015. Hardware IP Watermarking. Springer International Publishing, Cham, 203222.Google ScholarGoogle Scholar
  15. [15] Williams M.. 2011. Intel: We could easily have CPUs with hundreds of cores. Retrieved on 26 July 2022 http://www.techradar.com/news/computing-components/processors/intel-we-could-easily-have-cpus-with-hundreds-of-cores-945723.Google ScholarGoogle Scholar

Index Terms

  1. Using Pattern of On-Off Routers and Links and Router Delays to Protect Network-on-Chip Intellectual Property

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM Transactions on Computer Systems
          ACM Transactions on Computer Systems  Volume 40, Issue 1-4
          November 2022
          40 pages
          ISSN:0734-2071
          EISSN:1557-7333
          DOI:10.1145/3561960
          Issue’s Table of Contents

          Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 24 November 2022
          • Online AM: 13 July 2022
          • Accepted: 20 June 2022
          • Revised: 2 January 2022
          • Received: 23 December 2020
          Published in tocs Volume 40, Issue 1-4

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article
          • Refereed
        • Article Metrics

          • Downloads (Last 12 months)376
          • Downloads (Last 6 weeks)48

          Other Metrics

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Full Text

        View this article in Full Text.

        View Full Text

        HTML Format

        View this article in HTML Format .

        View HTML Format
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!