Abstract
Intellectual Property (IP) reuse is a well known practice in chip design processes. Nowadays, network-on-chips (NoCs) are increasingly used as IP and sold by various vendors to be integrated in a multiprocessor system-on-chip (MPSoC). However, IP reuse exposes the design to IP theft, and an attacker can launch IP stealing attacks against NoC IPs. With the growing adoption of MPSoC, such attacks can result in huge financial losses. In this article, we propose four NoC IP protection techniques using fingerprint embedding: ON-OFF router-based fingerprinting (ORF), ON-OFF link-based fingerprinting (OLF), Router delay-based fingerprinting (RTDF), and Row delay-based fingerprinting (RWDF). ORF and OLF techniques use patterns of ON-OFF routers and links, respectively, while RTDF and RWDF techniques use router delays to embed fingerprints. We show that all of our proposed techniques require much less hardware overhead compared to an existing NoC IP security solution (square spiral routing) and also provide better security from removal and masking attacks. In particular, our proposed techniques require between 40.75% and 48.43% less router area compared to the existing solution. We also show that our solutions do not affect the normal packet latency and hence do not degrade the NoC performance.
- [1] United States National Institute of Standards and Technology (NIST). 2001. Announcing the Advanced Encryption Standard (AES). Retrieved November 26, 2001 from https://nvlpubs.nist.gov/nistpubs/fips/nist.fips.197.pdf.Google Scholar
- [2] . 2013. Electronic circuit component authenticity determination method. US Patent 2013/0127442, May 23, 2013.Google Scholar
- [3] . 2017. Hardware Obfuscation: Techniques and Open Challenges. Springer International Publishing, 105–123.Google Scholar
- [4] . 2014. A blind dynamic fingerprinting technique for sequential circuit intellectual property protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 33, 1 (
Jan. 2014), 76–89. Google ScholarDigital Library
- [5] . 2007. Watermarking apparatus, software enabling an implementation of an electronic circuit comprising a watermark, Method for Detecting a Watermark and Apparatus for Detecting a Watermark. US Patent 2007/0220263, September 20, 2007.Google Scholar
- [6] . 2008. Testing-based watermarking techniques for intellectual-property identification in SOC design. IEEE Transactions on Instrumentation and Measurement 57, 3 (
March 2008), 467–479. Google ScholarCross Ref
- [7] . 2001. Constraint-based watermarking techniques for design IP protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20, 10 (
Oct. 2001), 1236–1252. Google ScholarDigital Library
- [8] . 1998. Robust IP watermarking methodologies for physical design. In Proceedings of the 35th Annual Design Automation Conference. 782–787.Google Scholar
Digital Library
- [9] . 2016. Study on PUF based secure protection for IC design. Microprocessors and Microsystems 45 (2016), 56–66. Google Scholar
Digital Library
- [10] . 2016. VLSI supply chain security risks and mitigation techniques: A survey. Integration, the VLSI Journal 55 (2016), 438–448. Google Scholar
Cross Ref
- [11] . 2016. IP protection of mesh NoCs using square spiral routing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24, 4 (
April 2016), 1560–1573. Google ScholarDigital Library
- [12] . 2012. Secure Hardware IPs by Digital Watermark. Springer, New York, NY, 123–141.Google Scholar
- [13] . 2011. SoC: A real platform for IP reuse, IP infringement, and IP protection. VLSI Design 2011, 731957 (2011), 1–10.Google Scholar
Digital Library
- [14] . 2015. Hardware IP Watermarking. Springer International Publishing, Cham, 203–222.Google Scholar
- [15] . 2011. Intel: We could easily have CPUs with hundreds of cores. Retrieved on 26 July 2022 http://www.techradar.com/news/computing-components/processors/intel-we-could-easily-have-cpus-with-hundreds-of-cores-945723.Google Scholar
Index Terms
Using Pattern of On-Off Routers and Links and Router Delays to Protect Network-on-Chip Intellectual Property
Recommendations
Network-on-Chip Intellectual Property Protection Using Circular Path--based Fingerprinting
Intellectual property (IP) reuse is a well-known technique in chip design industry. But this technique also exposes a security vulnerability called IP stealing attack. Network-on-Chip (NoC) is an on-chip scalable communication medium and is used as an ...
Protecting Network-on-Chip Intellectual Property Using Timing Channel Fingerprinting
The theft of Intellectual property (IP) is a serious security threat for all businesses that are involved in the creation of IP. In this article, we consider such attacks against IP for Network-on-Chip (NoC) that are commonly used as a popular on-chip ...
Low latency network-on-chip router microarchitecture using request masking technique
Network-on-Chip (NoC) is fast emerging as an on-chip communication alternative for many-core System-on-Chips (SoCs). However, designing a high performance low latency NoC with low area overhead has remained a challenge. In this paper, we present a two-...






Comments