Abstract
Dynamic Partially Reconfiguration (DPR) on FPGA has attracted significant research interest in recent years since it provides benefits such as reduced area and flexible functionality. However, due to the lack of supporting synthesis tools in the current DPR design flow, leveraging benefits from DPR requires specific design expertise with laborious manual design effort. Considering the complicated concurrency relations among various functions, it is challenging to select appropriate Partial Reconfiguration Modules (PR Modules) and cluster them into proper groups with a proper reconfiguration schedule so that the hardware modules can be swapped in and out correctly during the run time. Furthermore, the design of PR Modules also impacts reconfiguration latency and resource utilization greatly. In this paper, we propose a Maximum-Weight Independent Set model to formulate the PR Module selection and clustering problem so that the original manual exploration can be solved efficiently and automatically. We also propose a step-wise adjustment configuration prefetching strategy incorporated in our model to generate optimized reconfiguration schedules. Our proposed approach not only supports various design constraints but also can consider multiple objectives such as area and reconfiguration delay. Experimental results show that our approach can optimize resource utilization and reduce reconfiguration delay with good scalability. Especially, the implementation of the real design case shows that our approach can be embedded in Xilinx's DPR design flow successfully.
- [1] . 2018. Using dynamic partial reconfiguration of FPGAs in real-time systems. Microprocessors and Microsystems 61 (2018), 198–206.Google Scholar
Cross Ref
- [2] 2009. Hardware decompression techniques for FPGA-based embedded systems. ACM Trans. Reconfigurable Technol. Syst. (2009).Google Scholar
Digital Library
- [3] Xilinx. 2013. Partial Reconfiguration User Guide (UG702), (2013).Google Scholar
- [4] . 2008. Design framework for partial run-time FPGA reconfiguration. In Proc. ERSA (2008), 122–128.Google Scholar
- [5] . 2011. Floorplanning for partially reconfigurable FPGAs. Presented at IEEE Trans. on CAD of Integrated Circuits and Systems (2011), 8–17.Google Scholar
- [6] . 2006. Multi-layer floorplanning on a sequence of reconfigurable designs. FPL, 2006.Google Scholar
- [7] 2000. Fast template placement for reconfigurable computing systems.Presented at IEEE Design & Test of Computers (2000), 68–83.Google Scholar
Digital Library
- [8] . 2003. Speeding up online placement for Xilinx FPGAs by reducing configuration overhead. In Proc. VLSI- SOC (2003), 118–122.Google Scholar
- [9] 2003. Fast online task placement on FPGAs: Free space partitioning and 2D-hashing. In Proc. IPDPS, 2003.Google Scholar
- [10] 2007. Optimal free-space management and routing-conscious dynamic placement for reconfigurable devices. IEEE Trans. Comput. 56, 5 (2007), 673–680.Google Scholar
Digital Library
- [11] . 2006. Floorplan design for multimillion gate FPGAs. IEEE Trans. on CAD of Integrated Circuits and Systems 25, 12 (2006), 2795–2805.Google Scholar
Digital Library
- [12] 2005. A reconfigurable, power-efficient adaptive Viterbi decoder. Presented at IEEE Trans. VLSI Syst. (2005), 484–488.Google Scholar
Digital Library
- [13] 2009. Proposal and quantitative analysis of the CHStone benchmark program suite for practical c-based high-level synthesis. Journal of Information Processing 17 (2009), 242–254.Google Scholar
Cross Ref
- [14] . 2006. Integrating physical constraints in HW-SW partitioning for architectures with partial dynamic reconfiguration. Presented at IEEE Trans. VLSI Syst. (2006), 1189–1202.Google Scholar
- [15] . 2008. Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems. In Proc. DATE (2008), 519–522.Google Scholar
- [16] . 2009. Task graph scheduling for reconfigurable architectures driven by reconfigurations hiding and resources reuse. In Proc. ACM Great Lakes Symposium on VLSI (2009), 21–26.Google Scholar
Digital Library
- [17] . 2003. Optimal reconfiguration sequence management. Proceedings of the 2003 Conference on Asia South Pacific Design Automation (2003), 359–365.Google Scholar
- [18] . 2010. Fine-grained partial runtime reconfiguration on Virtex-5 FPGAs. In Proc. FCCM, 2010.Google Scholar
- [19] . 1994. The maximum clique problem. J. Global Optim. 4, 3 (1994), 301–328.Google Scholar
Cross Ref
- [20] . 2005. A branch-and-price approach for the maximum weight independent set problem. Presented at Networks (2005), 198–209.Google Scholar
Cross Ref
- [21] . 1991. An algorithm for finding a maximum weighted independent set in an arbitrary graph. Int. J. Comput. Math. 38, (1991) 163–175.Google Scholar
Cross Ref
- [22] . 2009. Heuristics for maximum clique and independent set. Encyclopedia of Optimization (2009), 1508–1520.Google Scholar
- [23] . 2000. Approximating the maximum weight clique using replicator dynamics. IEEE Trans. Neural Networks 11, 6 (2000), 1228–1241.Google Scholar
Digital Library
- [24] . 2002. A heuristic for the maximum independent set problem based on optimization of a quadratic over a sphere. Presented at J. Comb. Optim. (2002), 287–297.Google Scholar
Cross Ref
- [25] . 2010. DAPR: Design automation for partially reconfigurable FPGAs. In Proc. ERSA (2010), 97–103.Google Scholar
- [26] http://en.wikipedia.org.Google Scholar
- [27] . 2011. Efficient region allocation for adaptive partial reconfiguration. In Proc. FPT 2011.Google Scholar
- [28] . 2016. A reconfigurable framework for performance enhancement with dynamic FPGA configuration prefetching. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35, 1 (2016), 100–113.Google Scholar
Digital Library
- [29] . 2021. DUPRFloor: Dynamic modeling and floorplanning for partially reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 8 (2021), 1613–1625.Google Scholar
Cross Ref
- [30] . 2019. Evaluation of partially constant, fine-grained, dynamic partial reconfigurable functions in FPGAs. 2019 International Conference on Field-Programmable Technology (ICFPT’19), 347–350.Google Scholar
Cross Ref
- [31] . 2018. QoS-aware cross-layer reliability-integrated FPGA-based dynamic partially reconfigurable system partitioning. 2018 International Conference on Field-Programmable Technology (FPT’18), 233–236.Google Scholar
- [32] . 2018. Dynamic partial reconfiguration of concurrent control systems specified by petri nets and implemented in Xilinx FPGA devices. IEEE Access 6 (2018), 32376–32391.Google Scholar
Cross Ref
- [33] . 2017. Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration. 2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS’17), 172–179.Google Scholar
Cross Ref
Index Terms
Adaptive Selection and Clustering of Partial Reconfiguration Modules for Modern FPGA Design Flow
Recommendations
ISBA: an independent set-based algorithm for automated partial reconfiguration module generation
ICCAD '12: Proceedings of the International Conference on Computer-Aided DesignDynamic Partial Reconfiguration (DPR) on FPGAs has attracted significant research interests in recent years since it provides benefits such as reduced area and flexible functionality. However, due to the lack of supporting synthesis tools in current DPR ...
A Design Flow for FPGA Partial Dynamic Reconfiguration
IMCCC '12: Proceedings of the 2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Controlwith the rapid development of very large scale integration (VLSI), FPGA exposed many limitations at the speed and chip capacity. FPGA dynamic reconfiguration technology combined with the both advantages of General Purpose Processor(GPP) and Application ...
FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications
Dynamic and partial reconfiguration are key differentiating capabilities of field programmable gate arrays (FPGAs). While they have been studied extensively in academic literature, they find limited use in deployed systems. We review FPGA ...






Comments