Abstract
Reconfigurable hardware is a promising technology for implementing firewalls, routing mechanisms, and new protocols for evolving high-performance network systems. This work presents a novel deterministic approach for a Range-enhanced Reconfigurable Packet Classification Engine based on the number of rules on FPGAs. The proposed framework uses a RAM-established Ternary Match to represent the prefix and the range prefix and efficient rule-reordering for priority selection to get both best-match and multi-match in the same architecture. The recommended framework exhibits 3.2 Mbits of LUT-RAM-based ternary content addressable memory (TCAM) to hold a maximum of 31.3 K of 104-bit rules with 520 MPPS. LUT-RAM, along with BRAM, shows 4 Mbits of TCAM space to implement 38.5 K of 104-bit rules to sustain a throughput of 400 MPPS on Virtex-7 FPGA. The complete architecture offers scalability, better resource utilization (minimum of 50%), representation of inverse prefix with single entry, range expansion with a single rule, getting best- and multi-match, and determination of the required number of FPGA resources for a particular dataset.
- [1] . 2008. Ternary CAM power and delay model: Extensions and uses. IEEE Trans. Very Large Scale Integr. Syst. 16, 5 (2008), 554–564. Google Scholar
Digital Library
- [2] . 2001. Scalable packet classification. In Proceedings of the Conference on Applications, Technologies, Architectures, and Protocols for Computer Communications (SIGCOMM’01). ACM, 199–210. Google Scholar
Digital Library
- [3] . 2012. Space-efficient TCAM-based classification using gray coding. IEEE Trans. Comput. 61, 1 (2012), 18–30.Google Scholar
Digital Library
- [4] . 2016. Scalable multi-match packet classification using TCAM and SRAM. IEEE Trans. Comput. 65, 7 (2016), 2257–2269. Google Scholar
Cross Ref
- [5] . 2016. Scalable multi-match packet classification using TCAM and SRAM. IEEE Trans. Comput. 65, 7 (2016), 2257–2269. Google Scholar
Cross Ref
- [6] . 2004. Efficient multi-match packet classification with TCAM. In Proceedings of the 12th Annual IEEE Symposium on High Performance Interconnects. 28–34. Google Scholar
Digital Library
- [7] . 1999. Packet classification on multiple fields. ACM SIGCOMM Comput. Commun. Rev. 29, 4 (1999), 147–160.Google Scholar
Digital Library
- [8] . 2022. Reconfigurable content-addressable memory (CAM) on FPGAs: A tutorial and survey. Future Gener. Comput. Syst. 128, C (
Mar. 2022), 451–465. Google ScholarDigital Library
- [9] . 2019. D-TCAM: A high-performance distributed RAM-based TCAM architecture on FPGAs. IEEE Access 7 (2019), 96060–96069. Google Scholar
Cross Ref
- [10] . 2020. RPE-TCAM: Reconfigurable power-efficient ternary content-addressable memory on FPGAs. IEEE Trans. Very Large Scale Integr. Syst. 28, 8 (2020), 1925–1929. Google Scholar
Cross Ref
- [11] . 2021. Comp-TCAM: An adaptable composite ternary content-addressable memory on FPGAs. IEEE Embed. Syst. Lett. (2021), 1–1. Google Scholar
Cross Ref
- [12] . 2022. Comp-TCAM: An adaptable composite ternary content-addressable memory on FPGAs. IEEE Embed. Syst. Lett. 14, 2 (2022), 63–66. Google Scholar
Cross Ref
- [13] . 2013. Scalable ternary content addressable memory implementation using FPGAs. In Proceedings of the Conference on Architectures for Networking and Communications Systems. 71–82. Google Scholar
Cross Ref
- [14] . 2009. Field-split parallel architecture for high performance multi-match packet classification using FPGAs. In Proceedings of the Annual ACM Symposium on Parallelism in Algorithms and Architectures. 188–196. Google Scholar
Digital Library
- [15] . 2012. Scalable packet classification on FPGA. IEEE Trans. Very Large Scale Integr. Syst. 20, 9 (2012), 1668–1680. Google Scholar
Digital Library
- [16] . 2017. A novel range matching architecture for packet classification without rule expansion. ACM Trans. Des. Autom. Electron. Syst. 23, 1, Article 8 (
Aug. 2017), 15 pages. Google ScholarDigital Library
- [17] . 2014. Low power RAM-based hierarchical CAM on FPGA. In Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig’14). 1–4. Google Scholar
Cross Ref
- [18] . 2016. High-performance and dynamically updatable packet classification engine on FPGA. IEEE Trans. Parallel Distrib. Syst. 27, 1 (2016), 197–209. Google Scholar
Digital Library
- [19] . 2016. Optimal in/out TCAM encodings of ranges. IEEE/ACM Trans. Netw. 24, 1 (
Feb. 2016), 555–568. Google ScholarDigital Library
- [20] . 2003. Packet classification using extended TCAMs. In Proceedings of the 11th IEEE International Conference on Network Protocols.120–131. Google Scholar
Cross Ref
- [21] . 2022. Hardware-based multi-match packet classification in NIDS: An overview and novel extensions for improving the energy efficiency of TCAM-based classifiers. J. Supercomput. (Mar. 2022), 1–36. Google Scholar
Digital Library
- [22] . 2020. A TCAM-based caching architecture framework for packet classification. ACM Trans. Embed. Comput. Syst. 20, 1, Article 2 (
Dec. 2020), 19 pages. Google ScholarDigital Library
- [23] . 2005. Survey and taxonomy of packet classification techniques. ACM Comput. Surv. 37, 3 (
Sept. 2005), 238–275. Google ScholarDigital Library
- [24] . 2019. DURE: An energy- and resource-efficient TCAM architecture for FPGAs with dynamic updates. IEEE Trans. Very Large Scale Integr. Syst. 27, 6 (2019), 1298–1307. Google Scholar
Digital Library
- [25] . 2020. ER-TCAM: A soft-error-resilient SRAM-based ternary content-addressable memory for FPGAs. IEEE Trans. Very Large Scale Integr. Syst. 28, 4 (2020), 1084–1088. Google Scholar
Cross Ref
- [26] . 2019. A novel rule mapping on TCAM for power efficient packet classification. ACM Trans. Des. Autom. Electron. Syst. 24, 5, Article 48 (
June 2019), 23 pages. Google ScholarDigital Library
Index Terms
Deterministic Approach for Range-enhanced Reconfigurable Packet Classification Engine
Recommendations
A dynamic reconfigurable CPLD architecture for structured ASIC technology
ARC'11: Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applicationsThis paper describes the architecture of a reconfigurable Complex Programmable Logic Device (CPLD) designed for structured ASIC technology. The proposed architecture adds the feature of reconfiguration to structured ASIC with both static and dynamic ...
Reconfigurable Block Floating Point Processing Elements in Virtex Platforms
RECONFIG '11: Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAsThis paper describes a project undertaken to simplify the implementation of high-throughput, low-power, numerically intensive applications on Virtex platforms. The system is a pipeline composed of block floating point processing elements. These combine ...
Designing Flexible Reconfigurable Regions to Relocate Partial Bitstreams
FCCM '12: Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing MachinesCurrent commercial SRAM-based FPGAs, such as Virtex-6 and Stratix-V, can perform dynamic partial reconfiguration (DPR). Partial reconfiguration (PR) can change a part of the device without reconfiguring the whole chip. Thus, we can switch the part of ...






Comments