10.1145/36206.36189acmconferencesArticle/Chapter ViewAbstractPublication PagesasplosConference Proceedings
ARTICLE

Integer multiplication and division on the HP precision architecture

ABSTRACT

In recent years, many architectural design efforts have focused on maximizing performance for frequently executed, simple instructions. Although these efforts have resulted in machines with better average price/performance ratios, certain complex instructions and, thus, certain classes of programs which heavily depend on these instructions may suffer by comparison. Integer multiplication and division are one such set of complex instructions. This paper describes how a small set of primitive instructions combined with careful frequency analysis and clever programming allows the Hewlett-Packard Precision Architecture integer multiplication and division implementation to provide adequate performance at little or no hardware cost.

References

  1. {Bir85} Birnbaum, J. S., and Worley Jr., W. S., "Beyond RISC: High-Precision Architecture," Hewlett-Packard Journal, Vol. 36, No. 8, August 1985.Google ScholarGoogle Scholar
  2. {Boo51} Booth, Andrew D., "A Signed Binary Multiplication Technique", Quart. Journ. Mech. and Applied Math., Vol. IV Pt. 2 (1951), pp. 236--240.Google ScholarGoogle Scholar
  3. {Cla82}Clark, D. W., "Measurement and Analysis of Instruction Use in the VAX 11/780," Proc. of the 9th Symposium on Computer Architecture, April 1982, pp. 9--17. Google ScholarGoogle Scholar
  4. {Cou86}Coutant, D. S., Hammond, C. L., and Kelley, J. W., "Compilers for the New Generation of Hewlett-Packard Computers," Hewlett-Packard Journal, Vol. 37, No. 1, January 1986.Google ScholarGoogle Scholar
  5. {Ele86} "A Simple Design May Pay Off Big for Hewlett-Packard", Electronics, March 3, 1986, pp. 39--47Google ScholarGoogle Scholar
  6. {Gib70} Gibson, J. C. "The Gibson Mix," Report TR 00.2043, IBM Systems Development Division, Poughkeepsie, N. Y. 1970.Google ScholarGoogle Scholar
  7. {Hen82} Hennessy, J., et al,. "Hardware/Software Tradeoffs for Increased Performance," Proc. Symp. Architectural Support for Programming Languages and Operating Systems (Palo Alto, Ca., March 1--3). ACM, New York, 1982, pp. 2--11. Google ScholarGoogle Scholar
  8. {HP86} precision Architecture and Instruction Reference Manual, Hewlett-Packard Co., HP Part Number 09740--90014, November 1986.Google ScholarGoogle Scholar
  9. {Huc83} Huck, J. C., Comparative Analysis of Computer Architectures. Ph.D. Th., Stanford University, May 1983. Google ScholarGoogle Scholar
  10. {Jou81} Jouppi, N., "MIPS II - Multiplication and Division Features," EE392C Final Reports, Stanford University, June 1981.Google ScholarGoogle Scholar
  11. {Knu81} Knuth, D., The Art of Computer Programming, Vol. 2, Seminumerical Algorithms, Addison-Wesley, 1981, pp. 444--446. Google ScholarGoogle Scholar
  12. {Luk86} Lukes, J. A., "HP Precision Architecture Performance Analysis," Hewlett-Packard Journal, Vol. 37, No. 8, August 1986.Google ScholarGoogle Scholar
  13. {Mah86} Mahon, Michael J., et al., "Hewlett-Packard Precision Architecture: The Processor," Hewlett-Packard Journal, Vol. 37, no. 8, August 1986.Google ScholarGoogle Scholar
  14. {Neu79} Neuhauser, Charles J., "Instruction Stream Monitoring of the PDP-11," Stanford University, Dept. of Electrical Engr., Computer Systems Laboratory, Tech. Note No. 156, May 1979Google ScholarGoogle Scholar
  15. {Pat82} Patterson, D. A., and Sequin, C. H., "A VLSI RISC," Computer, Vol. 15, No. 9, Sept. 1982, pp. 8--21Google ScholarGoogle Scholar
  16. {Pat84} Patterson, D. A.,"RISC Watch" Computer Architecture News, Vol. 12, No. 1, Mar. 1984, pp. 11--19 Google ScholarGoogle Scholar
  17. {Pat85} Patterson, D. A.,"Reduced Instruction Set Computers" Communications of the ACM, Vol. 12, No. 1, Jan. 1985, pp. 8--21 Google ScholarGoogle Scholar
  18. {Rad82} Radin, G., "The 801 Minicomputer," Proc. Symp. Architectural Support for Programming Languages and Operating Systems (Palo Alto, Ca., March 1--3). ACM, New York, 1982, pp. 39--47. Google ScholarGoogle Scholar
  19. {Shu78} Shustek, L. J., Analysis and Performance of Computer Instruction Sets. Ph.D. Th., Stanford University, May 1977. Google ScholarGoogle Scholar
  20. {Swe82} Sweet, R. E. and Sandman, J. G., "Empirical Analysis of the Mesa Instruction Set," Proc. Symp. Architectural Support for Programming Languages and Operating Systems (Palo Alto, Ca., March 1--3). ACM, New York, 1982, pp. 158--166. Google ScholarGoogle Scholar
  21. {Was82} Waser, S. and Flynn, M. J., Introduction to Arithmetic for Digital Systems Designers, Holt, Rinehart and Winston, New York, 1982 Google ScholarGoogle Scholar

Index Terms

  1. Integer multiplication and division on the HP precision architecture

            Comments

            Login options

            Check if you have access through your login credentials or your institution to get full access on this article.

            Sign in

            PDF Format

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader
            About Cookies On This Site

            We use cookies to ensure that we give you the best experience on our website.

            Learn more

            Got it!