Abstract
Microprogramming and bit slice technology have made possible the development of powerful systems using flexible instructions sets and wide address/data buses to access more than one gigaword of physical main memory. This section discusses one design approach to such a system, using 'AS888 bit slice and 'AS890 microsequencer components.
Recommendations
32-bit RISC CPU Based on MIPS Instruction Fetch Module Design
JCAI '09: Proceedings of the 2009 International Joint Conference on Artificial IntelligenceIn this paper, we analyze MIPS instruction format、 instruction data path、decoder module function and design theory basend on RISC CPUT instruction set. Furthermore, we design instruction fetch(IF) module of 32-bit CPU based on RISC CPU instruction set. ...
The Gmicro/300 32-Bit Microprocessor
A high-end microprocessor, the Gmicro/300, based on the TRON architecture specification is described. In contrast to other RISC (reduced-instruction-set-computer) or CISC (complex-instruction-set-computer) chips, it executes an instruction with a memory ...
16-bit vs. 32-bit instructions for pipelined microprocessors
Special Issue: Proceedings of the 20th annual international symposium on Computer architecture (ISCA '93)In any stored-program computer system, information is constantly transferred between the memory and the instruction processor. Machine instructions are a major portion of this traffic. Since transfer bandwidth is a limited resource, inefficiency in the ...






Comments