Abstract
A processor architecture is presented which enables the constructs typical of HLLs to be mapped into the constructs typical of microcode. This mapping is provided only for selected HLL primitives and HLL statements with a relatively small number of operands and parameters. We are concerned about the optimal hardware/software trade-off, and not about the absolute 1:1 correspondence between HLL statements and highly horizontal microcode. Still, our approach enables the software for time-critical applications to be entirely written in the HLL and executed in the microcode, without the execution-time deteriorations typical for the systems with a large semantic gap between the HLL architecture and the processor architecture. This approach is particularly suitable for the time-critical dedicated control and signal processing. Using an extended subset of Fortran 77, one that matches the typical demands of the specified application area, it is shown that the proposed architecture supports the mapping of HLL constructs into microinstructions. A flexible register-transfer level simulator has been designed and implemented. It was used to run kernel routines on various configurations of the proposed architecture.
- 1 G. Myers, "Advances in Computer Architecture," John Wiley, 1982, pp. 40-57. Google Scholar
Digital Library
- 2 V. Milutinović, K. Waldschmidt, "A High-Level Language Architecture for Time-Critical Dedicated Microprocessing," Microprocessing and Microprogramming, Vol. 12, Nr. 1, pp. 33-42 (1983).Google Scholar
Cross Ref
- 3 S. Fuller, W. Burr, "Measurement and Evaluation of Alternative Computer Architectures," Computer, Vol. 10, No. 10, October 1977, pp. 24-35.Google Scholar
Digital Library
- 4 R. Grappel, J. Hemmenway, "A Tale of Four Microprocessors: Benchmarks Quantify Performance," Electronic Design News, April 1, 1981, pp. 179-265.Google Scholar
- 5 D. Ditzel, "Program Measurements on a High-Level Language Computer," Computer, Vol. 13, No. 8, August 1980, pp. 62-72.Google Scholar
Digital Library
- 6 A. Lunde, "Empirical Evaluation of Some Features of Instruction Set Processor Architecture," Communications of the ACM, Vol. 20, No. 3, March 1977, pp. 143-153. Google Scholar
Digital Library
- 7 D. Ditzel, D. Patterson, "Retrospective on High-Level Language Computer Architecture," Proc. 7th Annual Symposium on Computer Architecture, May 1980, pp. 97-104. Google Scholar
Digital Library
- 8 J. A. Fisher, "The VLIW Machine: A Multiprocessor for Compiling Scientific Code," IEEE Computer, Vol. 17, No. 7, July 1984, pp. 45-53.Google Scholar
Digital Library
- 9 D. Patterson, C. Séquin, "A VLSI RISC," IEEE Computer, Vol. 13, No. 9, pp. 8-12. Google Scholar
Digital Library
- 10 J. Hennessy, N. Jouppi, J. Gill, F. Baskett, A. Strong, T. Gross, C. Rowen, J. Leonard, "The MIPS Machine," Digest of Papers, Spring Compcon 82, Feb. 22-25, 1982, San Francisco, CA, pp. 2-7.Google Scholar
- 11 M. Flynn, "Directions and Issues in Architecture and Language," IEEE Computer, Vol. 13, No. 10, October 1980, pp. 5-22.Google Scholar
Digital Library
- 12 M. Flynn, L. Hoevel, "Execution Architecture: The DELtran Experiment," IEEE Transactions on Computers, Vol. C-32, No. 2, February 1983, pp. 156-174.Google Scholar
- 13 V. Milutinović, "Mapping HLL Constructs into Microcode to Increase Execution Speed," Purdue University Technical Report, TR-EE 83-48, November 1983.Google Scholar
- 14 Y. Chu, M. Abrams, "Programming Languages and Direct-Execution Computer Architecture," IEEE Computer, Vol. 14, No. 7, July 1981, pp. 22-31.Google Scholar
Digital Library
- 15 A. S. Tanenbaum, "Implications of Structured Programming for Machine Architecture," Communications of the ACM, Vol. 21, No. 3, March 1978, pp. 237-246. Google Scholar
Digital Library
- 16 IBM, "The IMB TX Personal Computer User Manual," IBM, 1984.Google Scholar
- 17 V. Milutinović, B. Furht, K. Hwang, N. Lopez-Benitez, K. Waldschmidt, "The VM Architecture: A HLL Architecture for Time-Critical Dedicated Microprocessing," International Workshop on High-Level Computer Architecture, Los Angeles, CA, May 1984, pp. 7.20-7.27.Google Scholar
- 18 V. Milutinović, "High-Level Language Microprocessor Architecture: Bit-Slice Implementation and System Software Considerations," Microprocessing and Microprogramming, Vol. 12, Nos. 2 and 4, October/November 1983, pp. 143-152.Google Scholar
- 19 V. Milutinović, N. Lopez-Benitez, K. Hwang, "A Vertical-Migration Microprocessor Architecture for GaAs Implementation and Real-Time Applications," submitted for journal publication in August 1984.Google Scholar
- 20 K. Hwang, "Computer Arithmetic," John Wiley & Sons, 1979.Google Scholar
- 21 K. Hwang, F. Briggs, "Computer Architecture and Parallel Processing," McGraw-Hill, 1984. Google Scholar
Digital Library
Index Terms
Mapping HLL constructs into microcode for improved execution speed
Recommendations
Mapping HLL constructs into microcode for improved execution speed
MICRO 17: Proceedings of the 17th annual workshop on MicroprogrammingA processor architecture is presented which enables the constructs typical of HLLs to be mapped into the constructs typical of microcode. This mapping is provided only for selected HLL primitives and HLL statements with a relatively small number of ...
PASC-HLL: An experience in design techniques for firmware and the supporting hardware
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingPASC-HLL design started from a study of the high-level language PASCAL which allowed the definition of a special purpose intermediate language. A new mechanism for pipe-lined execution of polish strings using a FIFO queue instead of a push-down stack [1]...
Experiments in Automatic Microcode Generation
A procedure is described which permits applications problems coded in a higher level language to be compiled to microcode for horizontally microprogrammed processors. An experimental language has been designed which is suitable for expressing ...






Comments