Abstract
Fast virtual-address translation and instruction parsing are two hard problems of implementing many modern architectures, including the VAX computer architecture. Meeting the additional constraint of fitting a VAX 11/780-computer-speed implementation into a small number of chips requires a careful coupling of microcode and chip hardware. This paper describes the chip set microarchitecture and the microcode strategies that achieve 11/780 performance. The key features are a VAX instruction prefetch unit occupying one-fourth of a custom NMOS chip, and a memory subsystem occupying another one-fourth of the chip.
- 1 W.N. Johnson, "A VLSI VAX Chip Set." ISSCC Digest of Technical Papers. pp. 174-175, 1984.Google Scholar
- 2 W.N. Johnson. "A VLSI VAX Microcomputer." Digest of Papers. COMPCON 84. pp. 242-246. Feb. 1984.Google Scholar
- 3 M. Satyanarayanan and D. Bhandarkar. "Design Tradeoffs in VAX-11 Translation Buffer Organization." Computer. vol. 14. no. 12. pp. 103-111. Dec. 1981.Google Scholar
- 4 W.D. Strecker. "VAX-11/780 — A Virtual Address Extension to the DEC PDP-11 Family," AFIPS Conf. Proc., New York. June 1978.Google Scholar
- 5 VAX Architecture Handbook. Digital Equipment Corp,. Maynard. MA. 1981.Google Scholar
- 6 W. Buchholz et al., Planning a Computer System: Project Stretch. McGraw-Hill, New York 1962, page 38. Procrustes: A celebrated legendary highwayman of Attica. who tied his victims upon an iron bed. and, as the case required, either stretched or cut off their legs to adapt them to its length. Google Scholar
Digital Library
- 7 "Reference Manual: 7030 Data Processing System." IBM Corporation, form A22-6530-2, 1961.Google Scholar
- 8 R. Gries and J. Woodward. "Software Tools Used in the Development of a VLSI VAX Microcomputer," accompanying paper in this MICRO-17 proceedings, Oct. 1984. Google Scholar
Digital Library
Index Terms
A chip set microarchitecture for a high-performance VAX implementation
Recommendations
A chip set microarchitecture for a high-performance VAX implementation
MICRO 17: Proceedings of the 17th annual workshop on MicroprogrammingFast virtual-address translation and instruction parsing are two hard problems of implementing many modern architectures, including the VAX computer architecture. Meeting the additional constraint of fitting a VAX 11/780-computer-speed implementation ...
A high-performance microarchitecture with hardware-programmable functional units
MICRO 27: Proceedings of the 27th annual international symposium on MicroarchitectureThis paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Through a coupling of compile-time analysis routines and hardware synthesis ...
Performance evaluation of the PowerPC 620 microarchitecture
ISCA '95: Proceedings of the 22nd annual international symposium on Computer architectureThe PowerPC 620™ microprocessor is the most recent and performance leading member of the PowerPC™ family. The 64-bit PowerPC 620 microprocessor employs a two-phase branch prediction scheme, dynamic renaming for all the register files, ...






Comments