skip to main content
article
Free Access

A chip set microarchitecture for a high-performance VAX implementation

Published:01 December 1984Publication History
Skip Abstract Section

Abstract

Fast virtual-address translation and instruction parsing are two hard problems of implementing many modern architectures, including the VAX computer architecture. Meeting the additional constraint of fitting a VAX 11/780-computer-speed implementation into a small number of chips requires a careful coupling of microcode and chip hardware. This paper describes the chip set microarchitecture and the microcode strategies that achieve 11/780 performance. The key features are a VAX instruction prefetch unit occupying one-fourth of a custom NMOS chip, and a memory subsystem occupying another one-fourth of the chip.

References

  1. 1 W.N. Johnson, "A VLSI VAX Chip Set." ISSCC Digest of Technical Papers. pp. 174-175, 1984.Google ScholarGoogle Scholar
  2. 2 W.N. Johnson. "A VLSI VAX Microcomputer." Digest of Papers. COMPCON 84. pp. 242-246. Feb. 1984.Google ScholarGoogle Scholar
  3. 3 M. Satyanarayanan and D. Bhandarkar. "Design Tradeoffs in VAX-11 Translation Buffer Organization." Computer. vol. 14. no. 12. pp. 103-111. Dec. 1981.Google ScholarGoogle Scholar
  4. 4 W.D. Strecker. "VAX-11/780 — A Virtual Address Extension to the DEC PDP-11 Family," AFIPS Conf. Proc., New York. June 1978.Google ScholarGoogle Scholar
  5. 5 VAX Architecture Handbook. Digital Equipment Corp,. Maynard. MA. 1981.Google ScholarGoogle Scholar
  6. 6 W. Buchholz et al., Planning a Computer System: Project Stretch. McGraw-Hill, New York 1962, page 38. Procrustes: A celebrated legendary highwayman of Attica. who tied his victims upon an iron bed. and, as the case required, either stretched or cut off their legs to adapt them to its length. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7 "Reference Manual: 7030 Data Processing System." IBM Corporation, form A22-6530-2, 1961.Google ScholarGoogle Scholar
  8. 8 R. Gries and J. Woodward. "Software Tools Used in the Development of a VLSI VAX Microcomputer," accompanying paper in this MICRO-17 proceedings, Oct. 1984. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A chip set microarchitecture for a high-performance VAX implementation

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!