Abstract
The PLM-1 is the first step in the hardware implementation of a heterogeneous MIMD processor for logic programming. This paper describes its ISP architecture, and discusses in detail some of the design decisions relative to its microarchitecture.
- 1 NCR/32 General Information, NCR Corp., Dayton, Ohio (1983).Google Scholar
- 2 W.F. Clocksin and C. S. Mellish, Programming in Prolog, Springer-Verlag, New York (1981). Google Scholar
Digital Library
- 3 A.M. Despain and Y. N. Patt, "The Aquarius Project," Proceedings of Compcon Spring 84, (1984).Google Scholar
- 4 T.P. Dobry, "A PLM Architecture," Computer Science Division Report, University of California, Berkeley, (1984). (To be published)Google Scholar
- 5 Robert A. Kowalski, Logic for Problem Solving, North-Holland, N.Y. (1979). Google Scholar
Digital Library
- 6 H. Nishikawa, M. Yokota, A. Yamamoto, K. Taki, and S. Uchida, "The Personal Sequential Inference Machine (PSI): Its Design Philosophy and Machine Architecture," Proc. of Logic Programming Workshop 83, (1983).Google Scholar
- 7 P. Van Roy, A Prolog Compiler for the PLM, University of California, Berkeley (August 21, 1984). Masters ThesisGoogle Scholar
- 8 R. Sprugnoli, "Perfect Hashing Functions: A Single Probe Retrieving Method for Static Sets," Communications of the ACM 20(11)(Nov. 1977). Google Scholar
Digital Library
- 9 E. Tick and D. Warren, "Towards a Pipelined Prolog Processor," 1984 International Symposium on Logic Programming, (1984).Google Scholar
- 10 D. Warren, "An Abstract Prolog Instruction Set," Technical Note 309, Artificial Intelligence Center, SRI International, Menlo Park, Ca. (October 1983).Google Scholar
- 11 R. L. Williams, A Prolog Machine Interface for a NCR32 Microcomputer, University of California, Berkeley (July 19, 1984). Masters ThesisGoogle Scholar
Index Terms
Design decisions influencing the microarchitecture for a Prolog machine
Recommendations
Design decisions influencing the microarchitecture for a Prolog machine
MICRO 17: Proceedings of the 17th annual workshop on MicroprogrammingThe PLM-1 is the first step in the hardware implementation of a heterogeneous MIMD processor for logic programming. This paper describes its ISP architecture, and discusses in detail some of the design decisions relative to its microarchitecture.
Microarchitecture of HaL's CPU
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe HaL PM1 CPU is the first implementation of the 64-bit SPARC Version 9 instruction set architecture. The processor utilizes superscalar instruction issue, register renaming, and a dataflow model of execution. Instructions can complete out-of-order ...
Design decisions influencing the UltraSPARC's instruction fetch architecture
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureDesigning a modern microprocessor is a complex task that demands careful balance between cycle time, cycle-per-instruction and area costs. In particular, the instruction fetch unit greatly affects the performance of a multi-issue processor. It must ...






Comments