Abstract
This paper describes SDVS (State Delta Verification System), its application to microcode verification, and the verification of a particular example referred to as the H-machine example. The example illustrates how particular microcode that interprets a computer instruction set can be proved correct and how this proof is accomplished with an existing, automated verification system.
- 1 Stephen D. Crocker, State Deltas: A Formalism for Representing Segments of Computation. PhD dissertation, University of California, Los Angeles, 1977. Google Scholar
Digital Library
- 2 Mario R. Barbacci, Gary E. Barnes, Roderic G. Cattell, and Daniel P. Siewiorek, "The ISPS Computer Description Language," CMU-CS-79-137. Carnegie-Mellon University, Computer Science Department, August 1979.Google Scholar
- 3 Leo Marcus and Jeff Cook, "SDVS User Manual," Tech. report ATR-84(8478)-1, The Aerospace Corporation, 1984.Google Scholar
- 4 L. Marcus, "Dynamic and Static Reasoning in Program Verification," Tech. report ATR-82(8478)-2, The Aerospace Corporation, June 1982.Google Scholar
- 5 C.A.R. Hoare, "An Axiomatic Basis for Computer Programming," Communications of the ACM, Vol. 12, No. 10, October 1969, pp. 576-580, 583. Google Scholar
Digital Library
- 6 Beth Levy, "Microcode Verification Using SDVS: The Method and a Case Study," Tech. report TR-0084(4778)-1, The Aerospace Corporation, 1984.Google Scholar
Index Terms
Microcode verification using SDVS-the method and a case study
Recommendations
Microcode verification using SDVS-the method and a case study
MICRO 17: Proceedings of the 17th annual workshop on MicroprogrammingThis paper describes SDVS (State Delta Verification System), its application to microcode verification, and the verification of a particular example referred to as the H-machine example. The example illustrates how particular microcode that interprets a ...
Assertion Based Verification using Yosys: A Case Study from Nuclear Domain
ISEC '23: Proceedings of the 16th Innovations in Software Engineering ConferenceAssertion Based Verification is a design methodology that integrates Formal Methods as part of the design process. As each module is designed, the designer expresses the functional, structural and interface requirements of the module as logical formulas ...
SDVS: A system for verifying microcode correctness
MICRO 17: Proceedings of the 17th annual workshop on MicroprogrammingThis paper is a progress report on an experimental system, the state delta verification system (SDVS), for verifying microcode correctness. The goal of this project is to solve some of the problems, both theoretical and engineering, obstructing the ...






Comments