Abstract
This paper develops a high level view of the central electronics complex in the 9373 and 9375 systems, showing how the hardware and microcode elements combine to create a central processor as defined by the System/370 architecture. Within the context of this discussion, the logical subsystems described here will be defined as the working base architecture. The hardware implementation of the central processor will be examined in detail, both in terms of hardware subsystems, and as resources to be used by the various microprograms to provide the correct System/370 interface and function.
Index Terms
Implementing a mainframe architecture in a 9370 processor
Recommendations
The Superthreaded Processor Architecture
The common single-threaded execution model limits processors to exploiting only the relatively small amount of instruction-level parallelism available in application programs. The superthreaded processor, on the other hand, is a concurrent multithreaded ...
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...
A high performance processor architecture for multimedia applications
In this paper, an efficient sub-word parallelism (SWP)-enabled Reduced instruction-set Computer (RISC) architecture is proposed. The proposed architecture can perform efficiently for both conventional and multimedia-oriented applications. Speed-up for ...






Comments