Abstract
CVAX is a single chip, CMOS VLSI VAX microprocessor. Several microarchitectural innovations helped achieve the desired performance goal of this machine. In particular, the instruction parsing and prefetching mechanism is different from other VAX implementations. This new instruction parsing microarchitecture is discussed in this paper.
- Supnik, R., "Micro VAX 32, a 32 Bit Microprocessor", IEEE Journal of Solid-State Circuits, Vol. SC-19, no. 5, October 1984.Google Scholar
- Digital Equipment Corporation, "VAX Architecture Reference Manual," Tech. Rep. EK-VAXAR-RM-002, Maynard, MA, 1983.Google Scholar
- David Archer, et al, "A CMOS VAX Microprocessor With On Chip Cache and Memory Management", to be published in the IEEE Journal of Solid State Circuits, October, 1987.Google Scholar
- Sudhindra N. Mishra, "The VAX 8800 Microarchitecture", Digital Technical Journal, No. 4, Maynard, Ma., February 1987.Google Scholar
- Edward J. McLellan, et al, "The CVAX FPU, A CMOS VAX Floating Point Unit", to be presented at the International Conference on Computer Design, October, 1987.Google Scholar
- Paul Rubinfeld, et al, "The CVAX CPU, A CMOS VAX Microprocessor Chip", to be presented at the International Conference on Computer Design, October, 1987.Google Scholar
- David Archer, et al, "A 32b CMOS Microprocessor with On-Chip Instruction and Data Caching and Memory Management", ISSCC Digest of Technical Papers, Vol. 30, Coral Gables, FL, 1987.Google Scholar
Index Terms
The instruction parsing microarchitecture of CVAX microprocessor
Recommendations
The instruction parsing microarchitecture of the CVAX microprocessor
MICRO 20: Proceedings of the 20th annual workshop on MicroprogrammingCVAX is a single chip, CMOS VLSI VAX microprocessor. Several microarchitectural innovations helped achieve the desired performance goal of this machine. In particular, the instruction parsing and prefetching mechanism is different from other VAX ...
An instruction set and microarchitecture for instruction level distributed processing
Special Issue: Proceedings of the 29th annual international symposium on Computer architecture (ISCA '02)An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulators at the top. The instruction stream is divided into chains of dependent ...
An instruction set and microarchitecture for instruction level distributed processing
ISCA '02: Proceedings of the 29th annual international symposium on Computer architectureAn instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulators at the top. The instruction stream is divided into chains of dependent ...






Comments