skip to main content
article
Free Access

Microprogramming instruction systolic arrays

Authors Info & Claims
Published:01 August 1989Publication History
Skip Abstract Section

Abstract

The instruction systolic array (ISA) is a programmable parallel architecture suitable for VLSI implementation. This paper presents a generalization of the ISA, called the microprogrammed ISA, which uses simple microprogramming techniques. Microprogrammed ISAs use dynamic microcodes whose length and contents are tailor made to the current program to be executed, and this can be efficiently implemented in VLSI. Here, microprogramming has the novel advantage of extending the range of algorithms that can be implemented on a given ISA. In particular, microprogramming can extend an ISA's effective communication abilities. Also, the reduction of the program input bandwidth (and pinout) afforded by microprogramming is even more important on large-scale MIMD architectures, such as the ISA. This paper also presents a weakest precondition semantics for the (microprogrammed) ISA model, which provides a means for verifying microprogrammed ISA programs. The semantics is modeled at the micro level, and has potential in the optimization of the microcodes of ISA programs.

References

  1. 1 ChenM.,YaoK., OnR ea azu 1. t ions of Least-Squares Estimation and Kdmun Filtering by Systolic Arrays, in: Moore W. (ed.), Systolic Arrays, Adam-Hildiger, 1987.Google ScholarGoogle Scholar
  2. 2 Dijkstra, E.W., Guarded Commands, Nondeterminacy and Formal Derivation of Programs, Communications of the A,CM, Vol. 18, August 1975, pp 453-457. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3 Dittrich A., S c h meek H., Givens Rotation on an Instruction Systolic Array, Inst fiir Informatik u. P.M., Universitat Kiel, West Germany. Technical Report nr. 8602, 1987.Google ScholarGoogle Scholar
  4. 4 Hillis, D., The C onnection Machine, MIT Press, 1986. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5 Hoare, C.A.R., Communicating Sequential Processes, Communications of the ACM, Vol. 21, August 1978, pp 666-677. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6 Kunde M., Lang H.W., Schimmler M., Schmeck H., Schrijder H., The Instruction Systolic Array and its Relation to other Models of Parallel Computers, in: Feilmeier et al eds., Parallel Computing 85, North Holland, 1986.Google ScholarGoogle Scholar
  7. 7 Kung H.T., Why Systolic Architectures, Computer Magazine 15, pp 37-46, 1982.Google ScholarGoogle Scholar
  8. 8 Kung S.Y., VLSI Array Processors, Prentice-Hall, 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. 9 Lang H.W., The Instruction Systolic Array, a Parallel Architecture for VLSI, Bericht 8502, Institut fiir Informatik und Praktische Mathematik, Unversitat Kiel, 1985.Google ScholarGoogle Scholar
  10. 10 Lang H.W., ISA and SISA: Two Variants of a General Purpose Systolic Array Architecture, Proc. Second Int. Conf. on Supercomputing, Vol. I, 460-465 1987.Google ScholarGoogle Scholar
  11. 11 Leiserson C.E., Saxe J.B., Optimizing Synchronous Systems, Proc. Twenty-Second Annual IEEE Symposium on Foundations of Computer Science, pp.23-36, 1981.Google ScholarGoogle Scholar
  12. 12 Lenders P., Schriider H., A Semantics for Instruction Systolic Arrays, submitted to: Journal of Parallel and Distributed Computing, 1989.Google ScholarGoogle Scholar
  13. 13 Lyall A. et al., Implementation of Inexact String Matching on the ICL DAP, in: Feilmeier et al eds., Parallel Computing 85, North Holland, 1986.Google ScholarGoogle Scholar
  14. 14 Moore W., McCabe A., Urquhart R. (eds.) Proceedings, International Workshop on Systolic Arrays, Oxford, England, June 1986Google ScholarGoogle Scholar
  15. 15 Mueller R.A., Varghese J., Retargetable Microcode Systems, ACM Trans. Program. Lang. Syst., Vol. 9, April 1987. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. 16 Murthy V.K., Schroder H., Systolic Arrays for Parallel G-Inversion and Finding Petri Net Invariants, to appear in Parallel Computing, 1989.Google ScholarGoogle Scholar
  17. 17 Schimmler M., Schriider H., A simple systolic method to find all bridges in undirected graphs, to appear in Parallel Computing, 1989.Google ScholarGoogle Scholar
  18. 18 Schmeck H., A Comparison Based Instruction Systolic Array, Proc. Int. Workshop Parallel Architectures and Algorithms, Luminy/Marseille, April 1986. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. 19 Schrijder H., Th e ns ruction Systolic Array - A Trade08 between Flexibility and Speed, Com- I t puter Systems Science and Engineering, Vol 3 No 2, April 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. 20 Schrijder H., K ris h namurthy E.V., Instruction Systolic Array Computation of the Characteristic} Polynomial of a Hessenberg Matrix, submitted to Integration: the VLSI journal, 1987.Google ScholarGoogle Scholar
  21. 21 SchrSder H., Strazdins P., Program Compression on the Instruction Systolic Array, Australian Computer Science Conferenece ACS-12, February 1989.Google ScholarGoogle Scholar
  22. 22 Schimmler M., (private communications), 1988.Google ScholarGoogle Scholar
  23. 23 Stone H. (ed), Introduction to Computer Architecture, SRA Books, 1980. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. 24 Ullman J.D., Computational Aspects of VLSI, Computer Science Press, 1984. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Microprogramming instruction systolic arrays

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM SIGMICRO Newsletter
        ACM SIGMICRO Newsletter  Volume 20, Issue 3
        Sep. 1989
        253 pages
        ISSN:1050-916X
        DOI:10.1145/75395
        Issue’s Table of Contents
        • cover image ACM Conferences
          MICRO 22: Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture
          August 1989
          253 pages
          ISBN:0897913248
          DOI:10.1145/75362

        Copyright © 1989 Authors

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 1 August 1989

        Check for updates

        Qualifiers

        • article
      • Article Metrics

        • Downloads (Last 12 months)29
        • Downloads (Last 6 weeks)2

        Other Metrics

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!