Abstract
The instruction systolic array (ISA) is a programmable parallel architecture suitable for VLSI implementation. This paper presents a generalization of the ISA, called the microprogrammed ISA, which uses simple microprogramming techniques. Microprogrammed ISAs use dynamic microcodes whose length and contents are tailor made to the current program to be executed, and this can be efficiently implemented in VLSI. Here, microprogramming has the novel advantage of extending the range of algorithms that can be implemented on a given ISA. In particular, microprogramming can extend an ISA's effective communication abilities. Also, the reduction of the program input bandwidth (and pinout) afforded by microprogramming is even more important on large-scale MIMD architectures, such as the ISA. This paper also presents a weakest precondition semantics for the (microprogrammed) ISA model, which provides a means for verifying microprogrammed ISA programs. The semantics is modeled at the micro level, and has potential in the optimization of the microcodes of ISA programs.
- 1 ChenM.,YaoK., OnR ea azu 1. t ions of Least-Squares Estimation and Kdmun Filtering by Systolic Arrays, in: Moore W. (ed.), Systolic Arrays, Adam-Hildiger, 1987.Google Scholar
- 2 Dijkstra, E.W., Guarded Commands, Nondeterminacy and Formal Derivation of Programs, Communications of the A,CM, Vol. 18, August 1975, pp 453-457. Google Scholar
Digital Library
- 3 Dittrich A., S c h meek H., Givens Rotation on an Instruction Systolic Array, Inst fiir Informatik u. P.M., Universitat Kiel, West Germany. Technical Report nr. 8602, 1987.Google Scholar
- 4 Hillis, D., The C onnection Machine, MIT Press, 1986. Google Scholar
Digital Library
- 5 Hoare, C.A.R., Communicating Sequential Processes, Communications of the ACM, Vol. 21, August 1978, pp 666-677. Google Scholar
Digital Library
- 6 Kunde M., Lang H.W., Schimmler M., Schmeck H., Schrijder H., The Instruction Systolic Array and its Relation to other Models of Parallel Computers, in: Feilmeier et al eds., Parallel Computing 85, North Holland, 1986.Google Scholar
- 7 Kung H.T., Why Systolic Architectures, Computer Magazine 15, pp 37-46, 1982.Google Scholar
- 8 Kung S.Y., VLSI Array Processors, Prentice-Hall, 1988. Google Scholar
Digital Library
- 9 Lang H.W., The Instruction Systolic Array, a Parallel Architecture for VLSI, Bericht 8502, Institut fiir Informatik und Praktische Mathematik, Unversitat Kiel, 1985.Google Scholar
- 10 Lang H.W., ISA and SISA: Two Variants of a General Purpose Systolic Array Architecture, Proc. Second Int. Conf. on Supercomputing, Vol. I, 460-465 1987.Google Scholar
- 11 Leiserson C.E., Saxe J.B., Optimizing Synchronous Systems, Proc. Twenty-Second Annual IEEE Symposium on Foundations of Computer Science, pp.23-36, 1981.Google Scholar
- 12 Lenders P., Schriider H., A Semantics for Instruction Systolic Arrays, submitted to: Journal of Parallel and Distributed Computing, 1989.Google Scholar
- 13 Lyall A. et al., Implementation of Inexact String Matching on the ICL DAP, in: Feilmeier et al eds., Parallel Computing 85, North Holland, 1986.Google Scholar
- 14 Moore W., McCabe A., Urquhart R. (eds.) Proceedings, International Workshop on Systolic Arrays, Oxford, England, June 1986Google Scholar
- 15 Mueller R.A., Varghese J., Retargetable Microcode Systems, ACM Trans. Program. Lang. Syst., Vol. 9, April 1987. Google Scholar
Digital Library
- 16 Murthy V.K., Schroder H., Systolic Arrays for Parallel G-Inversion and Finding Petri Net Invariants, to appear in Parallel Computing, 1989.Google Scholar
- 17 Schimmler M., Schriider H., A simple systolic method to find all bridges in undirected graphs, to appear in Parallel Computing, 1989.Google Scholar
- 18 Schmeck H., A Comparison Based Instruction Systolic Array, Proc. Int. Workshop Parallel Architectures and Algorithms, Luminy/Marseille, April 1986. Google Scholar
Digital Library
- 19 Schrijder H., Th e ns ruction Systolic Array - A Trade08 between Flexibility and Speed, Com- I t puter Systems Science and Engineering, Vol 3 No 2, April 1988. Google Scholar
Digital Library
- 20 Schrijder H., K ris h namurthy E.V., Instruction Systolic Array Computation of the Characteristic} Polynomial of a Hessenberg Matrix, submitted to Integration: the VLSI journal, 1987.Google Scholar
- 21 SchrSder H., Strazdins P., Program Compression on the Instruction Systolic Array, Australian Computer Science Conferenece ACS-12, February 1989.Google Scholar
- 22 Schimmler M., (private communications), 1988.Google Scholar
- 23 Stone H. (ed), Introduction to Computer Architecture, SRA Books, 1980. Google Scholar
Digital Library
- 24 Ullman J.D., Computational Aspects of VLSI, Computer Science Press, 1984. Google Scholar
Digital Library
Index Terms
Microprogramming instruction systolic arrays
Recommendations
Microprogramming instruction systolic arrays
MICRO 22: Proceedings of the 22nd annual workshop on Microprogramming and microarchitectureThe instruction systolic array (ISA) is a programmable parallel architecture suitable for VLSI implementation. This paper presents a generalization of the ISA, called the microprogrammed ISA, which uses simple microprogramming techniques. ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...






Comments