Abstract
Effective and efficient testing of the control part of a processor has remained a difficult problem. While several approaches have been proposed in the literature for handling unaugmented control parts, they involve questionable assumptions, and the results have not been encouraging. Here it is shown that unless some DFT (Design for Testability) approaches are taken, microprogrammed control is inherently a poorly testable structure. The considerations include lack of an elegant fault model, presence of components with low random testability, the length of a checking sequence and information-theoretic considerations. The design approaches must therefore include DFT augmentations and/or removal of sub-functional logic.
- 1 R.L. Wadsack, "Design Verification and Testing of the WE32100 CPUs," IEEE DESIGN & Test, August 1984, pp. 66-75.Google Scholar
- 2 M.P. Klug, "Microprocessor Testing by Instruction Sequences Derived from Random Patterns," Proc. ITC, Sept. 1988, pp. 73-80.Google Scholar
- 3 J. Kuban and J. Salick, "Testability Features of the MC68020," Proc. ITC, Act. VS9, pp. 821- 826. Google Scholar
Digital Library
- 4 H.H. Chao et al., 'Designing the Micra/370," IEEE Design & Test, June 1987, pp. 32-40.Google Scholar
- 5 P. Galsinger, "Design and Test of the 80386," IEEE Design & Test, June 1987, pp. 42-50.Google Scholar
- 6 S.M. Thatte and J.A. Abraham, "Test generation for microprocessors," IEEE Trans. Computers, C-29, No. 6, June 1980, pp. 429-441.Google Scholar
- 7 D. Brahme and J. A. Abraham, "Functional testing of microprocessors,' IEEE Trans. Computers, June 1984, pp. 475- 485.Google Scholar
Digital Library
- 8 S.K. Jain and A.K. Susskind, "Test strategy for microprocessors," Proc. 20th Design Automation Conference, June 1984, pp. 703-708. Google Scholar
Digital Library
- 9 S.Y.M. Su and T. Lin, "Functional testing technique for digital LSI/VLSI systems,' Proc. 24th Design Automation Conference, June 1984. Google Scholar
Digital Library
- 10 J. Mick and J. Brick, "Bit-Slice Microprocessor Design, McGraw-Hill, 1980. Google Scholar
Digital Library
- 11 AM29300 Family Handbook, AMD, 1985.Google Scholar
- 12 32-bit CMOS Processor 13uilding Blocks, Tl, 1988.Google Scholar
- 13 C.A. Papachristou, "Hardware microcontrol schemes using PLAs,' Proc. 14th Workshop on Microprogramming, 1981, pp. 3- 16. Google Scholar
Digital Library
- 14 F. Anceau, The Architecture of Microprocessors, Addison-Wesley Publishing Co., 1986. Google Scholar
Digital Library
- 15 Y.K. Malaiya, "The case of the missing nanoROM,' in preparation.Google Scholar
- 16 S. Stritter and N. Tredennick, "Microprogrammed implementation of a single chip microprocessor ,' Proc. 11th Annual Workshop on Microprogramming, Nov. 1978, pp. 8-16. Google Scholar
Digital Library
- 17 G.G. Langdon, Computer Design, Computeach Press Inc., 1982, pp. 320-323. Google Scholar
Digital Library
- 18 Y.K. Malaiya and S. Feng, "Design of a Testable RISC-to-CISC Control Architecture,' Proc. 2Ist Workshop on Microprogramming and Microarchitecture, Nov. 1988, pp. 57-59. Google Scholar
Digital Library
- 19 Y.K. Malaiya, "A generalized representation of microprogrammed control,' Technical Report, 1988.Google Scholar
- 20 T. Sridhar and SM. Thatte, "Concurrent checking of program flow in VLSl processors,' Proc ITC, Oct. 1982, pp. 191-199.Google Scholar
- 21 S.V. Iyengar and L.L. Kinney, "Concurrent testing of flow of control in simple microprogrammed control units.Google Scholar
- 22 Y.K. Malaiya, B. Gupta, A.P. Jayasumana, M. Sankaran and S. Yang, "Functional fault modeling for elementary st(atic storage elements," 12th Annual IEEE Design For Testability Workshop, April 1989.Google Scholar
- 23 T. Chakraborty and S. Ghosh, "On behavior fault modeling for combinational digital designs," Proc. ITC, Sept. 1988, pp. 593-600.Google Scholar
- 24 M.A. Breuer and A.D. Friedman, "Diagnosis and reliable design of digital systems," Computer Science Press, 1976j pp. 5659.Google Scholar
- 25 Y.K. Malaiya and S. Yang, "The coverage problem for random testing," Proc. ITC, Oct. 1984, pp. 237-245.Google Scholar
- 26 Y.K. Malaiya, "Options in control implementations," Proc. IEEE Int. Conf. on Computer Design, Oct. 1985, pp. 267-272.Google Scholar
- 27 J.P. Hays, "Detection of pattern sensitive faults in random-access memories," IEEE Trans. Computers, Feb. 1975, pp. 150-157.Google Scholar
Digital Library
- 28 V.D. Agrawal, "An information theoretic approach to digital fault testing," IEEE Trans. Computers, August 1981, pp. 582-587.Google Scholar
Digital Library
- 29 C.E. Shannon, "A mathematical theory of communication," Bell Syst . Tech. Journal, July 1948, pp. 379-423.Google Scholar
Index Terms
On inherent untestability of unaugmented microprogrammed control
Recommendations
On inherent untestability of unaugmented microprogrammed control
MICRO 22: Proceedings of the 22nd annual workshop on Microprogramming and microarchitectureEffective and efficient testing of the control part of a processor has remained a difficult problem. While several approaches have been proposed in the literature for handling unaugmented control parts, they involve questionable assumptions, and the ...
Pipelined microprogrammed control of a real-time signal processor
MICRO 6: Conference record of the 6th annual workshop on MicroprogrammingThe design of a pipelined microprogrammed controller for a real-time signal processor is described. The signal processor has an arithmetic functional unit with four multipliers and four adders, eight general-purpose registers, 16 index registers, a ...
Design of concurrently testable microprogrammed control units
Four schemes for the design of concurrently testable microprogrammed control units are presented. In Schemes 1 and 2 the concept of path signatures is used for detection of malfunctions in the control unit. Two different methods for computation of ...






Comments