Abstract
This paper presents the specification and implementation of a model oriented primarily to the evaluation of the structure of microarchitectures. According to the model, target architectures are described as an oriented graph which is examined by search algorithms in order to find the minimum cost path required in the execution of a set of machine primitives.
The model is very useful to determine the role of each target machine component: through the model it is possible to assess the effect of both including and removing architecture components on the overall performance of a machine being conceived.
The paper shows the main aspects of the project, discusses the research potential of the model, and describes the current stage of the work.
- BARB77 Mario R. Barbacci, "A Comparison of Register Transfer Language for Describing Computers and Digital Systems," IEEE Transactions on Computers, Vol. C-24, No. 2, February 1977.Google Scholar
- CLEE79 W. M. vancleeput, "Computer Hardware Description Languages and their Application," 16th Design Automation Conference Proceedings, San Diego, California, June 1979. Google Scholar
Digital Library
- FERN88 Edil S. T. Fernandes,"Microarchitecture Modelling Through ADL," Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture, San Diego, California, December 1988. Google Scholar
Digital Library
- FISH81 Joseph A. Fisher," Trace Scheduling: A Technique for Global Microcode Compaction," IEEE Transactions on Computers, Vol. C-30, No. 7, July 1981.Google Scholar
- LAND80 David Landskov, Scott Davidson, Bruce Shriver, and Patrick W. Mallet, "Local Microcode Compaction Techniques," Computing Surveys, Vol. 12, No. 3, September 1980. Google Scholar
Digital Library
- LINN88 Joseph L. Linn, "Horizontal Microcode Compaction," in Microprogramming and Firmware Engineering Methods, Edited by Stanley Habib, Van Nostrand Reinhold, New York, 1988, pp. 381-431.Google Scholar
- PAWI85 A. Pawlak, "A Tutorial Guide to Modern Hardware Description Languages," Proceedings of the Euromicro 85, Brussel, September 1985.Google Scholar
- SANT89 Anna Dolejsi Santos, "Computer Architecture Evaluation," Technical Report ES/89, Programa de Engenharia de Sistemas e Computacao, COPPE- UFRJ, February 1989 (in Portuguese).Google Scholar
- SHIH88 Liwen Shih and Christos A. Papachristou, "Mapping of Micro Data Flow Computations onto Parallel Microarchitectures," Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture, San Diego, California, December 1988. Google Scholar
Digital Library
- SHIV77 Sajjan G. Shiva, "Computer Hardware Description Languages - A Tutorial," Proceedings of the IEEE, Vol. 17, No. 12, December 1977, pp. 1605-1615.Google Scholar
Cross Ref
- UTH87 A. K. Uht, C. D. Polychronopoulos, and J. F. Kolen, "On the Combination of Hardware and Software Concurrency Extraction Methods," Proceedings of the 20th Annual Workshop on Microprogramming, Colorado Springs, Colorado, December 1987. Google Scholar
Digital Library
Index Terms
A model for microarchitecture structure evaluation
Recommendations
A model for microarchitecture structure evaluation
MICRO 22: Proceedings of the 22nd annual workshop on Microprogramming and microarchitectureThis paper presents the specification and implementation of a model oriented primarily to the evaluation of the structure of microarchitectures. According to the model, target architectures are described as an oriented graph which is examined by search ...
Performance evaluation of the PowerPC 620 microarchitecture
ISCA '95: Proceedings of the 22nd annual international symposium on Computer architectureThe PowerPC 620™ microprocessor is the most recent and performance leading member of the PowerPC™ family. The 64-bit PowerPC 620 microprocessor employs a two-phase branch prediction scheme, dynamic renaming for all the register files, ...
Microarchitecture of HaL's CPU
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe HaL PM1 CPU is the first implementation of the 64-bit SPARC Version 9 instruction set architecture. The processor utilizes superscalar instruction issue, register renaming, and a dataflow model of execution. Instructions can complete out-of-order ...






Comments