Abstract
ASIC microprocessors are becoming an important technology for the control of complex (“embedded”) systems. The advantage of such microprocessors is that they can be tailored to the application. This tailoring is quite non-intuitive and optimization is a complex process. Tools such as the Architect's Workbench (AWB) have been developed to assist in this optimization. An example study shows a more than two to one advantage of such assisted analysis.
- 1 Donald Alpert. Memory Hierarchies for Directly Executed Language Microprocessors. PhD thesis, Stanford University, June 1984. CSL-TR-84-260.Google Scholar
- 2 B. Bray, K. Cuderman, M. Flynn, and A. Zimmerman. The Computer Architect's Workbench. September 1989. To appear in Proc. IFIP 11th World Computer Congress '89.Google Scholar
- 3 E. Carter and R. I. Winner. Transparent microprogramming in support of abstract type oriented vertical migration. A CM SIGMicro Newsletter (Proc. 17th Annual Microprogramming Workshop), 15(4):165-178, 1984. Google Scholar
Digital Library
- 4 Michael J. Flynn and Lee W. Hoevel. Execution architecture: the DELtran experiment. Transactions on Computers, C-32(2):156-175, February 1983.Google Scholar
Digital Library
- 5 Chad L. Mitchell. Processor Architecture and Cache Performance. PhD thesis, Stanford University, June 1986. CSL-TR86-296. Google Scholar
Digital Library
- 6 Johannes M. Mulder. Tradeoffs in Data-Bugler and Processor-Architecture Design. PhD thesis, Stanford University, December 1987.Google Scholar
- 7 J. Boos. A real-time support processor for Ada tasking. ACM SIGARCH Computer Architecture News (Proc. Third International Conference on Architectural Support for Programming Languages and Operating Systems, 17:162-171, April 1989. Google Scholar
Digital Library
- 8 J. A. Stankovic and T. Weidner. Vertical Migration. In Microprogramming and Firmware Engineering Methods. S. Habib, Ed. Van Nostrand Reinhold, New York, 1988.Google Scholar
- 9 R. I. Winner. Naming and binding in a vertical migration environment. IEEE Transactions on Software Engineering, 14(5):599-607, May 1988. Google Scholar
Digital Library
- 10 R. I. Winner and E. M. Carter. Automated vertical migration to dynamic microcode: an overview and example. IEEE Software, 3(4):6-16, July 1986.Google Scholar
Digital Library
Index Terms
ASIC microprocessors
Recommendations
ASIC microprocessors
MICRO 22: Proceedings of the 22nd annual workshop on Microprogramming and microarchitectureASIC microprocessors are becoming an important technology for the control of complex (“embedded”) systems. The advantage of such microprocessors is that they can be tailored to the application. This tailoring is quite non-intuitive and optimization is a ...
Implementing a 1GHz four-issue out-of-order execution microprocessor in a standard cell ASIC methodology
This paper introduces the microarchitecture and physical implementation of the Godson-2E processor, which is a four-issue superscalar RISC processor that supports the 64-bit MIPS instruction set. The adoption of the aggressive out-of-order execution and ...
A dynamic reconfigurable CPLD architecture for structured ASIC technology
ARC'11: Proceedings of the 7th international conference on Reconfigurable computing: architectures, tools and applicationsThis paper describes the architecture of a reconfigurable Complex Programmable Logic Device (CPLD) designed for structured ASIC technology. The proposed architecture adds the feature of reconfiguration to structured ASIC with both static and dynamic ...






Comments