Abstract
This paper describes the simulation of the precise control of speed in servo systems using the digital phase-locked-loop (PLL) method and analog/hybrid computer techniques.
The PLL for motor speed control is essentially a hybrid feedback control system in which a reference square-wave signal is used to command servo velocity and position. The system consists of a phase comparator, a low-pass filter, the motor under control, and a voltage-controlled-oscillator (VCO) in the feedback path. The mathematical model of the motor and the low-pass filter are simulated on the analog computer. The input reference is a frequency-modulated (FM) digital signal. An integrated circuit is used as the phase comparator which compares the perturbed VCO feedback frequency and the input signal.
The method introduced here is simple to learn and practical to implement in undergraduate control courses. It introduces the student to the basic concepts of PLL control, without overwhelming him with its complex problems.
- 1 Synchronization Systems in Communication and Control, by William C. Lindsey, Prentice-Hall, Inc., 1972.Google Scholar
- 2 Phase-Locked and Frequency-Feedback Systems, by J. Klapper and J. T. Frankle, Academic Press, 1972.Google Scholar
- 3 Alan B. Grebene, "The Monolithic Phase-Locked Loop - A Versatile Building Block," pp. 38-49, IEEE Spectrum, March 1971.Google Scholar
- 4 A. W. Moore, "Phase-Locked Loops for Motor-Speed Control," pp. 61-67, IEEE Spectrum, April, 1973.Google Scholar
Index Terms
An analog/hybrid computer simulation of phase-locked-loops in motor speed control
Recommendations
An analog/hybrid computer simulation of phase-locked-loops in motor speed control
SIGCSE '74: Proceedings of the fourth SIGCSE technical symposium on Computer science educationThis paper describes the simulation of the precise control of speed in servo systems using the digital phase-locked-loop (PLL) method and analog/hybrid computer techniques.
The PLL for motor speed control is essentially a hybrid feedback control system ...
A low noise CMOS phase locked loop
ASID'09: Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communicationA 5V, 0.6µm CMOS phase locked loop (PLL) is presented. The circuit design of the PLL, which consists of a phase-frequency-detector (PFD), charge-pump (CPP), bias-generator (BG), voltage controlled oscillator (VCO) and differential to single converter (...






Comments