Electromigration Immortality Check considering Joule Heating Effect for Multisegment Wires*

Mohammadmir Kavousi¹, Liang Chen¹ and Sheldon X.-D. Tan¹

¹Department of Electrical and Computer Engineering, University of California, Riverside, CA 92521
mkavo003@ucr.edu, lianchen@ucr.edu, stan@ece.ucr.edu

ABSTRACT

Electromigration (EM) is still the most important reliability concern for VLSI systems, especially at the nanometer regime. EM immortality check is an important step for full-chip EM signoff analysis. In this paper, we propose a new electromigration (EM) immortality check method for multi-segment interconnect considering the impacts of Joule heating induced temperature gradient. Temperature gradients from metal Joule heating, called thermal migration, can be a significant force for the metal atomic migrations, and these impacts get more significant as technology scales down. Compared to existing methods, the new method can consider the spatial temperature gradient due to Joule heating for multi-segment wires for the first time. We derive the analytic solution for the resulting steady-state EM-thermal migration stress distribution problem. Then we develop the new temperature-aware voltage-based EM immortality check method considering the multi-segment temperature migration effects, which carries all the benefits of the recently proposed voltage-based EM immortality method for multi-segment interconnects. Numerical results on an IBM power grid and self synthesized power delivery networks show that the proposed temperature-aware EM immortality check method is much more accurate than recently proposed state of the art EM immortality method.

KEYWORDS

Electromigration (EM), Joule heating, Steady-state solution, Multi-branch interconnects, Immortality conditions

ACM Reference Format:

Mohammadmir Kavousi¹, Liang Chen¹ and Sheldon X.-D. Tan¹. 2020. Electromigration Immortality Check considering Joule Heating Effect for Multisegment Wires. In *IEEE/ACM International Conference on Computer-Aided Design (ICCAD '20)*, November 2–5, 2020, Virtual Event, USA. ACM, New York, NY, USA, 8 pages. <https://doi.org/10.1145/3400302.3415634>

1 INTRODUCTION

Due to the increasing current densities and decreasing dimensions of the interconnects, electromigration (EM) induced aging and failure effects remained the top reliability concerns for modern VLSI chips in 7-nm technology and below. Therefore, it is important

to develop more accurate and less conservative EM sign-off and validation [1]. However, it is well accepted that the existing Black and Blech-based EM models are subject to growing criticism due to over conservativeness and they only work for a single wire segment [2, 3]. To mitigate the existing problem in EM models, a number of physics-based EM models and assessment techniques have been proposed [1, 4–16]. Those EM models primarily focus on solving the partial differential equation (PDE) (called Korhonen's equation) of hydrostatic stress evolution in the confined multi-segment wires subject to blocking material boundary conditions. However, most of those EM models do not consider the temperature gradient impacts on the metal migration process.

The continuing demand in ICs for smaller size and greater functionality increases current densities significantly while 3D stacked IC integration technique results in poor heat dissipation. Joule heating becomes a serious reliability issue. We usually use vias, Through-Silicon-Vias (TSVs), and Heterogeneous InterConnect (HIC) to provide efficient cooling paths for transferring the heat between different layers. Unfortunately, the cooling paths, in turn, lead to high temperature gradients. Also, different current densities of connected interconnects can result in large spatial temperature gradients. It has been experimentally observed that temperature gradient $|dT/dx|$ can easily exceed more than $0.1 \text{ K}/\mu\text{m}$ [16–20]. Also, experimental data shows that thermal gradient can have significant impacts on the EM-induced time to failure (TTF) for power electronics due to elevated temperature and large temperature gradients [21]. This work shows that the thermal gradient of $0.19 \text{ K}/\mu\text{m}$ can lead to 50% TTF reduction even with a low oven temperature. As a result, the temperature gradient effects can be quite significant (almost in the same magnitude as the current induced migration) due to the Joule heating effects. Hence, it is imperative to consider thermomigration (TM) effect due to significant Joule heating in modern ICs.

Some EM analysis research efforts have been carried out recently considering the transient/temporal thermal effects when solving the Korhonen's equation or derive analytic models to estimate transient EM stress under time-varying temperature [8, 10, 11, 22, 23]. Those works, however, did not consider the spatial temperature or thermal gradient impacts on the multi-segment wires.

For EM immortality check, which can be viewed as steady-state stress analysis, Blech's product [3] was a widely used method for industry. But it only works for a single wire segment, which can lead to significant over conservation. To mitigate this problem, recently a voltage-based [9, 14] has been proposed for multi-segment interconnect wires. However, this approach did not consider spatial temperature gradient impacts.

*This work is supported in part by NSF grants under No. CCF-1816361, in part by NSF grant under No. CCF-2007135 and No. OISE-1854276.

This work is licensed under a Creative Commons Attribution International 4.0 License. ICCAD '20, November 2–5, 2020, Virtual Event, USA
© 2020 Copyright held by the owner/author(s).
ACM ISBN 978-1-4503-8026-3/20/11.
<https://doi.org/10.1145/3400302.3415634>

Recently research works have been proposed to investigate EM considering the thermal immigration effects [16, 24–28]. Abbasinasab *et al.* proposed analytical solutions for steady states of the EM-TM model and extended voltage based EM immortality check to consider thermal migration effects [16, 27, 28]. However, the temperature of each segment from Joule heating is computed separately, which leads to accuracy loss as we show in this work. Also, no initial stress from thermal-mechanical stressing is considered in this work as well.

In this paper, we propose a new electromigration (EM) immortality check method for multi-segment interconnect considering the impacts of Joule heating induced temperature gradient for the first time. Our contributions are as follows:

- We show that Joule heating induced temperature has to be computed for all the wire segments, instead of individually computed for a single segment. Compared to [16], the new method takes the temperature distribution into consideration for multi-segment wires for the first time.
- We derive the semi-analytic solution to obtain the terminal temperatures of all the wire segments due to Joule heating.
- We develop the analytic expression to show the impacts of non-zero initial stress distributions on steady-state stress considering different temperature distributions.
- We derive the analytic solution for steady-state stress distributions considering different temperature distributions caused by Joule heating. Then we develop the new temperature-aware voltage-based EM immortality check method considering the multi-segment temperature distributions.
- Numerical results on an IBM power grid and self synthesized power delivery networks show that the proposed temperature-aware EM immortality check method is much more accurate than the recently proposed state of the art EM immortality method.

The paper is organized as follows: Section 2 reviews existing EM immortality check methods. Section 3 introduces the steady-state analytic solution for temperature distribution considering Joule heating and steady-state stress solution considering the temperature and initial non-zero stress distributions for a single wire segment. Then we extend the semi-analytic solution for steady-state stress distribution on a multi-segment wire in Section 4. Section 5 derives the new temperature-aware voltage-based EM immortality check method. Numerical results are presented in Section 6. Finally, section 7 concludes this paper.

2 REVIEW OF RELATED WORK

EM immortality check is an important part of EM validation and sign off step in the design flow. The traditional method mainly focuses on the current density of each individual wire segment. Specifically, If the critical stress that the wire can withstand is σ_{crit} and σ_{init} is the initial stress, we can define the critical product for EM failure as

$$(jL)_{crit} = \frac{\Omega(\sigma_{crit} - \sigma_{init})}{eZ\rho} \quad (1)$$

which is called the *Blech limit* or *Blech product* [3]. Ω is the atomic lattice volume, e is the electron charge, eZ is the effective charge

of the migrating atoms, ρ is the wire electrical resistivity and j is the current density.

A wire is immortal for EM if it satisfies $jL < (jL)_{crit}$. As a result, the Blech product can help identify all the immortal wires efficiently.

However, the recent study shows that we have to consider all segment wires in an interconnect tree [1]. Sun *et al* recently proposed voltage-based immortality check for multi-segment interconnect [9, 14]. Specifically, for a given arbitrary interconnect tree with N nodes, assuming the voltage in node i is U_i and the ground node is g and $U_g = 0$, then the stress at the node i can be computed as

$$\sigma_i = \frac{eZ}{\Omega}(V_E - U_i) \quad (2)$$

where V_E is defined as the *EM Voltage*,

$$V_E = \frac{1}{2A} \sum_{k \neq g}^N a_k U_k \quad (3)$$

where A is the total area of the wire segments and a_k is the total area of the branches connected to the node. Given the *Critical EM Voltage*, $V_{crit,EM}$, defined as

$$V_{crit,EM} = \frac{\Omega}{Ze}(\sigma_{crit} - \sigma_{init}) \quad (4)$$

then EM immortality check for node i becomes

$$V_{crit,EM} > V_E - U_i \quad (5)$$

Since we only need to look at the node with the lowest voltage, the ground node or cathode node of the whole tree, as a result, (5) can be simplified to $V_{crit,EM} > V_E$. If this EM check fails, then transient EM analysis will be carried out to find the void location and the nucleation time.

However, this voltage-based method did not consider the Joule heating from the interconnects. Recently, Abbasinasab *et al.* considered the Joule heating effects and provided a voltage based model to perform EM reliability check [16, 27, 28]. In this method, the node voltage needs to be adjusted by the temperature of the wire segment:

$$U_i^T = U_i - \frac{Q}{Ze} \ln(T_i) \quad (6)$$

$$V_E^T = \frac{1}{A} \sum_{k \in B} (U_{0k} - \frac{Q}{Ze} \ln(T_{0k})) A_k \quad (7)$$

Where Q is the specific heat of transport, U_{0k} and T_{0k} are the average voltage and temperature¹ of two end nodes in the k th line, respectively, A_k is the area of the k th line, A is the total area of all lines, U_i and T_i are the voltage and temperature at node i , respectively, V_E^T is the EM voltage and U_i^T is the effective voltage considering the temperature at node i . B is the set of all the branches or segments in the interconnect tree.

Given the same critical voltage definition in (4), then it gives the voltage-based EM immortality check formula

$$V_{crit,EM} > V_E^T - U_i^T \quad (8)$$

¹Actually T_{0k} should be the geometrical average of temperature of two end nodes

which is the same as (5). However, the temperature of each segment due to Joule heating is computed separately, which leads to accuracy loss as we show in this work.

3 STEADY STATE ANALYTIC SOLUTIONS FOR TEMPERATURE AND STRESS FOR A SINGLE WIRE

3.1 Analytic solution for Joule heating induced temperature distribution

We first estimate temperature distributions along the interconnects due to Joule heating. Heat conduction in VLSI circuits is described by the steady-state governing equation

$$\nabla \cdot (-\kappa_T \nabla T) = g \quad (9)$$

where T is the temperature, κ_T represents the material's thermal conductivity and g is the power density of the heat source. For the heat source, we consider Joule heating and convective heat transfer, which are expressed as

$$g = g_{jh} + g_{Convection} \quad (10)$$

Joule heating effect is described by

$$g_{jh} = \frac{I^2 R}{V} = j^2 \rho \quad (11)$$

where I is the current, R is the resistance, V is the volume of the heat source, j is the current density and ρ is the resistivity. For convective heat, we have

$$g_{Convection} = \frac{h}{l} (T_0 - T) \quad (12)$$

where T_0 is the ambient temperature, h is the coefficient of heat transfer and l is the thermal characteristic length.

Therefore, we can obtain the governing equation for the interconnects

$$\nabla^2 T - \frac{1}{\Gamma^2} (T - T_0) + \frac{j^2 \rho}{\kappa_T} = 0 \quad (13)$$

where Γ is called *effective thermal length*, which can be computed as

$$\Gamma^{-2} = \frac{1}{\kappa_T} \frac{h}{l}$$

For the interconnects, we can reduce the 3D problem into 1D problem with the convective heat. The governing equation of Cu interconnects is given by

$$\frac{\partial^2 T}{\partial x^2} - \frac{1}{\Gamma^2} (T - T_0) + \frac{j^2 \rho}{\kappa_{Cu}} = 0 \quad (14)$$

We want to stress that in our method the terminal temperature at the boundaries $T(-\frac{L}{2}) = T_i$ and $T(+\frac{L}{2}) = T_j$ does *not bear any assumption* and we will discuss how they are determined in Section 4. In contrast, work in [16] assume that $(T_i + T_j)/2 = T_0$ so that temperature can be computed for individual wire separately, which can lead to significant accuracy loss as we show later.

Assume that T_i and T_j are known, then the solution of (14) is given by

$$T(x) = \left(\frac{T_i + T_j}{2} - T_m - T_0 \right) \text{sech}\left(\frac{L}{2\Gamma}\right) \cosh\left(\frac{x}{\Gamma}\right) + T_n \text{csch}\left(\frac{L}{2\Gamma}\right) \sinh\left(\frac{x}{\Gamma}\right) + T_m + T_0 \quad (15)$$

where

$$T_m = \frac{j^2 \rho \Gamma^2}{\kappa_{Cu}}, T_n = \frac{T_i - T_j}{2} \quad (16)$$

Then, analytic solution (15) can be further re-written as:

$$T(x) = A \cosh(ax) + B \sinh(ax) + C \quad (17)$$

where

$$a = \frac{1}{\Gamma}; A = \left(\frac{T_i + T_j}{2} - T_m - T_0 \right) \text{sech}\left(\frac{L}{2\Gamma}\right) \\ B = T_n \text{csch}\left(\frac{L}{2\Gamma}\right); C = T_m + T_0 \quad (18)$$

With such notations, following the similar approximation: $|A| \ll |C|$, $|B| \ll |C|$ [27], we can compute temperature log integral for (17) as follows:

$$\int_{-\frac{L}{2}}^{+\frac{L}{2}} \ln(T(x)) dx = (\ln(C))L + \frac{2}{a} \sinh\left(\frac{aL}{2}\right) \left(\frac{A}{C} \right) \\ = (\ln(T_m + T_0))L \\ + \Gamma \tanh\left(\frac{L}{2\Gamma}\right) \left(\frac{T_i + T_j - 2(T_m + T_0)}{T_m + T_0} \right) \quad (19)$$

Now we have to determine the terminal temperature T_i and T_j to compute $\int_{-\frac{L}{2}}^{+\frac{L}{2}} \ln(T(x)) dx$, which to be presented in Section 4.

3.2 Analytic solution for stress under temperature gradient and initial residual stress distribution

Now, let's compute the steady-state stress of a segment under the given temperature distribution for the single segment. The steady state of a system under material migration is achieved when all atomic fluxes cancel each other out, which mathematically means

$$J_a = \kappa(x) \left(\frac{\partial \sigma(x, \infty)}{\partial x} - \frac{eZ\rho j}{\Omega} - \frac{Q}{\Omega T} \frac{\partial T}{\partial x} \right) = 0 \quad (20)$$

By integration of (20), we have

$$\sigma(x, \infty) = \frac{eZ\rho j}{\Omega} x + \frac{Q}{\Omega} \ln(T(x)) + \text{constant} \quad (21)$$

To eliminate the constant value, the difference stress between two end-points is given by

$$\sigma(x_i) - \sigma(x_j) = \frac{eZ\rho j}{\Omega} L_{ij} + \frac{Q}{\Omega} \left[\ln(T(x_i)) - \ln(T(x_j)) \right] \quad (22)$$

By integration of (21) we have[27]:

$$\int_{-\frac{L}{2}}^{+\frac{L}{2}} \sigma(x) dx = \frac{\sigma_i + \sigma_j}{2} L - \frac{Q}{\Omega} \frac{\ln T_i + \ln T_j}{2} L \\ + \frac{Q}{\Omega} \int_{-\frac{L}{2}}^{+\frac{L}{2}} \ln T(x) dx \\ = \frac{\sigma(x_i) + \sigma(x_j)}{2} L_{ij} + \frac{Q}{\Omega} \left(\ln \frac{T_m + T_0}{\sqrt{T_i T_j}} L_{ij} \right. \\ \left. + \Gamma \tanh\left(\frac{L_{ij}}{2\Gamma}\right) \left(\frac{T_i + T_j - 2(T_m + T_0)}{T_m + T_0} \right) \right) \quad (23)$$

This is an important equation to show how the temperature will impact on the steady-state stress distribution for a single wire.

4 STEADY STATE STRESS SOLUTION FOR A MULTI-SEGMENT INTERCONNECT

In a practical VLSI circuits layout, the structures of interconnects are more complex, such as star-like tree, straight line, and general multi-segment interconnect tree. The estimation of steady temperature and stress for those complex branches is not independent and should be considered simultaneously. To consider the connected effects of general multi-segment interconnects, we should satisfy the continuity of atom flux (heat flux) and stress (temperature) at the junction node. In this section, we extend a single wire to a general multi-segment interconnect.

4.1 Analytic temperature solution for a multi-segment wire

For general multi-segment wires, we assume that each wire segment ij has a direction defined for the sign of its heat flux $q_{ij}(x)$ at the interior junction nodes $x_r \in \{x_{r1}, x_{r2}, \dots, x_{rp}\}$. Then we observe that heat flux conservation is satisfied at location x_r , which is described by

$$\sum_{ij} q_{ij}(x_r) = 0. \quad (24)$$

We note that this heat flux conservation ignores the heat loss to the surrounding dielectrics at x_r , which we assume is very small in general.

At the block terminals $x_b \in \{x_{b1}, x_{b2}, \dots, x_{bq}\}$, heat flux flows from the terminal to its surrounding dielectrics due to the convective boundary condition, which is modeled by

$$-q_{ij}(x_b) \cdot \mathbf{n}_b = h_b(T_{ij}(x_b) - T_0) \quad (25)$$

where h_b is the convective coefficient. The heat flux and temperature are related by Fourier's law, which is expressed as

$$\mathbf{q} = -\kappa_{Cu} \nabla T \quad (26)$$

Therefore, substituting (26) to boundary conditions (24) and (25), we have

$$\begin{aligned} BC : \sum_{ij} \frac{\partial T_{ij}(x)}{\partial x} \Big|_{x=x_r} \cdot \mathbf{n}_r &= 0 \\ BC : \frac{\partial T_{ij}(x)}{\partial x} \Big|_{x=x_b} \cdot \mathbf{n}_b &= \Gamma_b^{-2} (T_{ij}(x_b) - T_0) \end{aligned} \quad (27)$$

where the terminal thermal length is given by

$$\Gamma_b = \sqrt{\frac{\kappa_{Cu}}{h_b}} \quad (28)$$

Finally, based on boundary conditions (27), temperature expression (15) and its derivative, we can form the linear equations

$$\mathbf{A} \cdot \boldsymbol{\beta} = \mathbf{B} \quad (29)$$

where $\mathbf{A}$ is an $(p+q) \times (p+q)$ matrix, $\mathbf{B}$ is an $(p+q) \times 1$ vector and the vector to be determined is represented by

$$\boldsymbol{\beta} = [T_{ij}(x_1), T_{ij}(x_2), \dots, T_{ij}(x_n)]^T \quad (30)$$

The elements of matrix $\mathbf{A}$ are connected with a tree structure, which can be solved linearly and efficiently. Once the temperature of n nodes is obtained, temperature distribution along the interconnects can be determined by (15).

We notice that at the terminal nodes (vias typically), the related elements of $\boldsymbol{\beta}$ are known already, which are called $\boldsymbol{\beta}_d$. To solve this problem, we reorder and decompose equation (29), which is expressed as

$$\begin{bmatrix} \mathbf{A}_{11} & \mathbf{A}_{12} \\ \mathbf{A}_{21} & \mathbf{A}_{22} \end{bmatrix} \cdot \begin{bmatrix} \boldsymbol{\beta}_u \\ \boldsymbol{\beta}_d \end{bmatrix} = \begin{bmatrix} \mathbf{B}_1 \\ \mathbf{B}_2 \end{bmatrix} \quad (31)$$

where $\boldsymbol{\beta}_u$ denotes unknown elements of $\boldsymbol{\beta}$ and $\boldsymbol{\beta}_d$ represents Dirichlet boundary elements of $\boldsymbol{\beta}$. Therefore, the unknown temperature can be calculated by

$$\boldsymbol{\beta}_u = \mathbf{A}_{11}^{-1} (\mathbf{B}_1 - \mathbf{A}_{12} \cdot \boldsymbol{\beta}_d) \quad (32)$$

4.2 Analytic stress solution for a multi-segment wire considering the initial stress distribution

For general multi-segment wires, stress also need to satisfy the atom conservation. Based on (23), the integration of stress for all branches can be expressed by

$$\begin{aligned} \int \sigma(x) dx &= \sum_{k \in B} \int_{-\frac{L_k}{2}}^{+\frac{L_k}{2}} \sigma_k(x) dx \\ &= \sum_{ij} \int_{x_i}^{x_j} \sigma(x) dx \\ &= \sum_{ij} \left[\frac{\sigma_i + \sigma_j}{2} L_{ij} + \frac{Q}{\Omega} \left(\ln \left(\frac{T_0 + T_{m,ij}}{\sqrt{T_i T_j}} \right) L_{ij} \right. \right. \\ &\quad \left. \left. + \frac{(T_i + T_j - 2(T_0 + T_{m,ij}))\Gamma}{(T_0 + T_{m,ij})} \tanh\left(\frac{L_{ij}}{2\Gamma}\right) \right) \right] \end{aligned} \quad (33)$$

Now we can consider the impacts of initial stress on the steady-state stress distribution under Joule heating temperature. Based on Hooke's law, to satisfy the atom conservation, we have

$$\int \sigma(x) dx = \int \sigma_0 dx \quad (34)$$

where $\sigma_0(x)$ is the initial stress distribution. Then we have

$$\begin{aligned} \sum_{ij} \left[\frac{\sigma_i + \sigma_j}{2} L_{ij} + \frac{Q}{\Omega} \left(\ln \left(\frac{T_0 + T_{m,ij}}{\sqrt{T_i T_j}} \right) L_{ij} \right. \right. \\ \left. \left. + \frac{(T_i + T_j - 2(T_0 + T_{m,ij}))\Gamma}{(T_0 + T_{m,ij})} \tanh\left(\frac{L_{ij}}{2\Gamma}\right) \right) \right] = \int \sigma_0(x) dx \end{aligned} \quad (35)$$

With (22) and (35), we can calculate the steady stress for the general multi-segment interconnects.

5 NEW TEMPERATURE-AWARE VOLTAGE BASED EM IMMORTALITY CHECK METHOD

Based on Ohm's Law, the voltage of a two-node wire segment can be expressed as

$$U_{ij} = U_i - U_j = IR_{ij} = jS \times \rho \frac{L_{ij}}{S} = j\rho L_{ij} \quad (36)$$

where U_{ij} is the voltage between node i and node j , U_i and U_j are the potentials at node i and j , respectively, and S is the cross area of the interconnects.

One important observation is that the stress difference between two nodes at the steady-state can be expressed in terms of voltage, instead of current density [29]. Based on (21), such observation can still be applied to the situation under different temperature:

$$\begin{aligned}\sigma_i - \sigma_j &= \frac{eZ}{\Omega} j \rho L_{ij} + \frac{Q}{\Omega} \left(\ln[T(x_i)] - \ln[T(x_j)] \right) \\ &= \frac{eZ}{\Omega} U_{ji} + \frac{Q}{\Omega} \left(\ln[T(x_i)] - \ln[T(x_j)] \right)\end{aligned}\quad (37)$$

With the node g as the ground node, then $U_{ig} = U_i$, and $U_{jg} = U_j$, the stress at node i and j can be given by

$$\begin{aligned}\sigma_i &= \sigma_g - \frac{eZ}{\Omega} U_i - \frac{Q}{\Omega} \left(\ln[T(x_g)] - \ln[T(x_i)] \right) \\ \sigma_j &= \sigma_g - \frac{eZ}{\Omega} U_j - \frac{Q}{\Omega} \left(\ln[T(x_g)] - \ln[T(x_j)] \right)\end{aligned}\quad (38)$$

By substituting (38) into (34), we have

$$\begin{aligned}\sigma(x_g) - \frac{Q}{\Omega} \ln(T(x_g)) &= \\ &= \frac{1}{\sum_{ij} L_{ij}} \sum_{ij} \frac{(U_i + U_j)}{2} \frac{eZ}{\Omega} L_{ij} \\ &+ \frac{1}{\sum_{ij} L_{ij}} \left[\int \sigma_0(x) dx \right. \\ &- \sum_{ij} \left[\frac{Q}{\Omega} \left(\ln(T_0 + T_m) L_{ij} \right. \right. \\ &\left. \left. + \frac{(T_i + T_j - 2(T_0 + T_m)) \Gamma}{(T_0 + T_m)} \tanh\left(\frac{L_{ij}}{2\Gamma}\right) \right) \right] \left. \right]\end{aligned}\quad (39)$$

Then we can define a new *temperature-aware EM voltage* considering Joule heating induced temperature distribution of all the wire segments as

$$\begin{aligned}V_E^T &= \frac{1}{\sum_{ij} L_{ij}} \sum_{ij} \frac{(U_i + U_j)}{2} L_{ij} \\ &+ \frac{1}{\sum_{ij} L_{ij}} \frac{\Omega}{eZ} \left[\int \sigma_0(x) dx \right. \\ &- \sum_{ij} \left[\frac{Q}{\Omega} \left(\ln(T_0 + T_m) L_{ij} \right. \right. \\ &\left. \left. + \frac{(T_i + T_j - 2(T_0 + T_m)) \Gamma}{(T_0 + T_m)} \tanh\left(\frac{L_{ij}}{2\Gamma}\right) \right) \right] \left. \right]\end{aligned}\quad (40)$$

Then, the steady stress at the node k can be calculated as

$$\sigma_k - \frac{Q}{\Omega} \ln(T_k) = \frac{eZ}{\Omega} (V_E^T - U_k) \quad (41)$$

where T_k is the temperature at node k . If we define *critical EM voltage* as $V_{crit,EM}^T = \frac{\Omega}{Ze} \sigma_{crit}$, for any nodal voltage V_i , we can derive the same voltage based EM immortality check

$$V_{crit,EM}^T > V_E^T - U_k + \frac{Q}{eZ} \ln(T_k) \quad \text{or} \quad (42)$$

$$V_{crit,EM}^T > V_E^T - U_k^T \quad (43)$$

which is the same as (5), where U_k^T is defined in (6). If this condition is met for all the terminal voltages of the wire, then no EM failures

will happen. Therefore, we define a new *Effective EM Voltage* for node k

$$V_{eff,k} = V_E^T - U_k + \frac{Q}{eZ} \ln(T_k) \quad \text{or} \quad V_E^T - U_k^T \quad (44)$$

Then the stress at the node k σ_k can be computed as

$$\sigma_k = \frac{eZ}{\Omega} V_{eff,k} \quad \text{or} \quad \sigma_k = \frac{eZ}{\Omega} (V_E^T - U_k^T) \quad (45)$$

Typically, we only need to check the ground node or cathode node as it has the largest EM voltage, which means if $V_E^T = < V_{crit,EM}^T$, then no wire will have an EM failure. This makes the voltage-based immortality check much more efficient as we typically only need to check one node for an interconnect segment, instead of checking every branch as is done for the traditional method. Note that if we have multiple nodes failing the check (43), all those nodes may lead to nucleation. However, as far as EM immortality is concerned, as long as one node fails as per (43), the whole tree is mortal.

6 NUMERICAL RESULTS AND DISCUSSIONS

In this section, we present some numerical results and validate the accuracy of the proposed analytical method with two typical structures in VLSI interconnects, including a straight line and multi-segment interconnects. We also compare the proposed method against the recently proposed thermal-aware steady-state EM analysis method, called *RAIN* [16] for the two examples. All programs are implemented in MATLAB and tested on a standard computer.

6.1 A straight line wire of power grid networks

We will first validate our proposed method using the straight line interconnects, which comes from the industry IBMPG benchmarks [30]. Fig. 1(a) shows the IBMPG benchmark and Fig. 1(b) shows one of the interconnect tree.

As an example, the segment sizes and current densities of each interconnect wire obtained by SPICE circuits simulation for IBMPG1 benchmark shown in Fig. 1(b) are demonstrated in Table 1. Where Br is the branch index, j is the current density and L is the length of the wire.

Br	j (A/m ²)	L (μ m)	Br	j (A/m ²)	L (μ m)
1	-1.0565×10^{10}	11	6	-4.4610×10^{10}	119
2	-5.0893×10^9	119	7	-5.7618×10^{10}	11
3	-4.7170×10^{10}	11	8	2.2159×10^{10}	119
4	-4.4349×10^{10}	119	9	1.8564×10^{10}	11
5	-4.4133×10^{10}	11			

Table 1: Parameters for the straight line interconnects

For the straight line case, we found the temperature at nodes by applying 1-D data interpolation function to the COMSOL results. Also for the multi-segment interconnects, We set constant temperatures at nodes 2 and 16 with 373K and 393K, respectively. In this case, the temperatures at all nodes are estimated by solving the equations in (32).

Fig. 2(a) shows the temperature profile across the straight line. Once temperature distribution along the interconnect is captured,

Figure 1: (a) The structure of a typical power delivery network. We can evaluate EM stress separately for each power line (red) because the diffusion barrier (Ta/TaN) prevents Cu atoms from diffusing into other metal layers. (b) A straight line structure extracted from IBMPG1 benchmark [30], which is drawn from real design. Positive value of current density denotes its direction is along x positive direction.

we can determine the steady-state hydrostatic stress. Fig. 3 show the comparison results in terms of effective voltage (44) against the COMSOL, COMSOL with constant temperature and the RAIN method [16]. As we can see, the proposed method match with COMSOL almost perfectly. While the RAIN and COMSOL with constant temperature show clearly discrepancy with the COMSOL results.

6.2 A multi-segment wire in standard cells

The second type of interconnects is multi-segment power interconnects of a standard cell for designing ICs. As we can see, the power line (red) is a tree structure and has multi-segments. Therefore, a more complicated and general multi-segment wire structure as shown in Fig. 4 is employed as a test case. As we can see in this figure, we assumed a general multi-segment wire with several branches to show the authenticity of our method for different benchmarks. The current densities and lengths of all the segments are given in Table 2, where Br is the branch index, j is the current density, and L is the length of the wire.

As we can see that the results from the proposed method are very accurate compared to the results of COMSOL as shown in Fig. 3 and Fig. 5. These figures also show that the analytical solution of steady-state in [16] is less accurate in the multi-segment interconnect case. Then obtained effective voltage (44) is more accurate than recently proposed EM immortality method and it helps us to better determine whether or not the EM failure will happen.

Fig. 5 shows the comparison results in terms of effective voltage (44) against the COMSOL, COMSOL with constant temperature and the RAIN method again. We show the comparison results for two different initial conditions. As we can see, the proposed method

Figure 2: Temperature distribution across a straight line interconnect.

Figure 3: Effective EM voltage of a straight line interconnect.

match with COMSOL almost perfectly. While the RAIN and COMSOL with constant temperature show clearly discrepancy with the COMSOL results.

Fig. 6(a) shows the EM voltage of a multi-segment interconnects with different initial stresses. The EM voltage can offset with different initial stresses and its curve keeps the same. The EM voltage offset due to the initial stresses is:

(a)

(b)

(c)

Figure 4: (a) Structure and (b), (c) temperature distributions of a multi-segment interconnect

$$V_{\text{eff}}^{\text{Offset}} = \frac{\Omega}{Ze} \frac{1}{\sum_{ij} L_{ij}} \int \sigma_0(x) dx \quad (46)$$

And from (45) we can find the stress offset because of considering the initial stresses:

$$\sigma^{\text{Offset}} = \frac{1}{\sum_{ij} L_{ij}} \int \sigma_0(x) dx \quad (47)$$

Br	j (A/m ²)	L(μm)	Br	j (A/m ²)	L(μm)
1	5×10^{10}	30	9	4×10^{10}	20
2	1×10^{10}	20	10	2×10^{10}	20
3	2×10^{10}	30	11	2×10^{10}	30
4	4×10^{10}	30	12	1×10^{10}	30
5	2×10^{10}	30	13	3×10^{10}	40
6	3×10^{10}	20	14	1.5×10^{10}	10
7	2×10^{10}	30	15	1×10^{10}	20
8	5×10^{10}	30	16	2×10^{10}	20

Table 2: Parameters for the multi-segment interconnect wires

Figure 5: Effective EM voltage of a multi-segment interconnect.

Figure 6: Effective EM voltage of a multi-segment interconnect with (a) different initial stresses and (b) the same values of initial stress integration $\int \sigma_0 dx$.

We call this stress offset *Effective Initial Stress*. We can assume three types of functions for initial stresses and find the corresponding *Effective Initial Stress* to demonstrate the effects of initial stress on stress.

Constant Initial Stresses. In the simplest case to see the impacts of initial stress we assume $\sigma_0(x) = \sigma_0$, where σ_0 is a constant then we can obtain Effective Initial Stress as:

$$\sigma_{0,\text{eff}} = \sigma_0 \quad (48)$$

Step-Wise Initial Stresses. In a more realistic case, we can assume that each wire has constant initial stress that differs from the other wires. In this case, *Effective Initial Stress* is the *weighted arithmetic mean* of the initial stresses where weights are the length of wires:

$$\sigma_{0,\text{eff}} = \frac{\sum_{ij} L_{ij} \sigma_{0,ij}}{\sum_{ij} L_{ij}} \quad (49)$$

Continuous Initial Stresses. In a realistic model, initial stresses are continuous and dependent on location (x). *Effective Initial Stress* can be written as:

$$\sigma_{0,\text{eff}} = \frac{1}{L} \int_0^L \sigma_0(x) dx \quad (50)$$

where $L = \sum_{ij} L_{ij}$. As we remember the *Mean Value Theorem for Integrals*, also in this case, *Effective Initial Stress* is the *mean value* of the initial stresses on $[0, L]$.

Another interesting fact about initial stresses is that we can have the same EM voltages and stresses for different initial stresses in an interconnect. If the values of initial stress integration $\int \sigma_0 dx$ are the same, the EM voltage will keep the same even though initial stresses are different, as shown in Fig. 6(b).

7 CONCLUSION

In this paper, we have proposed a new voltage-based EM immortality check method considering the Joule heating induced spatial temperature gradient effects for general multi-segment interconnects for the first time. We essentially solved a steady-state solution for the electromigration (EM) hydrostatic stress evolution considering thermomigration (TM) effects on general multi-segment interconnects based on voltage. We first derived the analytic solution to the resulting steady-state EM-thermal migration stress distribution problem. Then we developed the new temperature-aware voltage-based EM immortality check method considering the multi-segment temperature migration effects. Numerical results on an IBM power grid and self synthesized power delivery networks showed that compared to the COMSOL, our proposed temperature-aware EM immortality check method is more accurate than recently proposed state of the art EM immortality method. We have shown that the results of our method are almost the same as the COMSOL results while our analytical method is much more efficient than COMSOL.

REFERENCES

- [1] S. X.-D. Tan, M. Tahoori, T. Kim, S. Wang, Z. Sun, and S. Kiamehr, *VLSI Systems Long-Term Reliability – Modeling, Simulation and Optimization*. Springer Publishing, 2019.
- [2] J. R. Black, "Electromigration-A Brief Survey and Some Recent Results," *IEEE Trans. on Electron Devices*, vol. 16, no. 4, pp. 338–347, 1969.
- [3] I. A. Blech, "Electromigration in thin aluminum films on titanium nitride," *Journal of Applied Physics*, vol. 47, no. 4, pp. 1203–1208, 1976.
- [4] X. Huang, T. Yu, V. Sukharev, and S. X.-D. Tan, "Physics-based electromigration assessment for power grid networks," in *Proc. Design Automation Conf. (DAC)*. IEEE, June 2014, pp. 1–6.
- [5] V. Sukharev, X. Huang, H.-B. Chen, and S. X.-D. Tan, "IR-drop based electromigration assessment: parametric failure chip-scale analysis," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*. IEEE, Nov. 2014, pp. 428–433.
- [6] H. Chen, S. X.-D. Tan, X. Huang, T. Kim, and V. Sukharev, "Analytical modeling and characterization of electromigration effects for multibranch interconnect trees," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, no. 11, pp. 1811–1824, 2016.
- [7] X. Huang, A. Kteyan, S. X.-D. Tan, and V. Sukharev, "Physics-based electromigration models and full-chip assessment for power grid networks," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 35, no. 11, pp. 1848–1861, Nov. 2016.
- [8] V. Mishra and S. S. Sapatnekar, "Predicting Electromigration Mortality Under Temperature and Product Lifetime Specifications," in *Proc. Design Automation Conf. (DAC)*, Jun. 2016, pp. 1–6.
- [9] Z. Sun, E. Demircan, M. D. Shroff, T. Kim, X. Huang, and S. X.-D. Tan, "Voltage-Based Electromigration Immortality Check for General Multi-Branch Interconnects," in *Proc. Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2016, pp. 1–7.
- [10] X. Huang, V. Sukharev, T. Kim, and S. X.-D. Tan, "Electromigration recovery modeling and analysis under time-dependent current and temperature stressing," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*. IEEE, Jan. 2016, pp. 244–249.
- [11] X. Huang, V. Sukharev, and S. X.-D. Tan, "Dynamic electromigration modeling for transient stress evolution and recovery under time-dependent current and temperature stressing," *Integration, the VLSI Journal*, vol. 55, pp. 307–315, September 2016.
- [12] S. Chatterjee, V. Sukharev, and F. N. Najm, "Power Grid Electromigration Checking using Physics-Based Models," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, no. 7, pp. 1317–1330, 2018.
- [13] S. X.-D. Tan, H. Amrouch, T. Kim, Z. Sun, C. Cook, and J. Henkel, "Recent advances in EM and BTI induced reliability modeling, analysis and optimization," *Integration, the VLSI Journal*, vol. 60, pp. 132–152, Jan. 2018.
- [14] Z. Sun, E. Demircan, M. D. Shroff, C. Cook, and S. X.-D. Tan, "Fast Electromigration Immortality Analysis for Multisegment Copper Interconnect Wires," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, no. 12, pp. 3137–3150, 2018.
- [15] H. Zhao and S. X.-D. Tan, "Postvoiding fem analysis for electromigration failure characterization," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 11, pp. 2483–2493, Nov. 2018.
- [16] A. Abbasinasab and M. Marek-Sadowska, "RAIN: A tool for reliability assessment of interconnect networks—physics to software," in *Proc. Design Automation Conf. (DAC)*. New York, NY, USA: ACM, 2018, pp. 133:1–133:6.
- [17] R. Oriani, "Thermomigration in solid metals," *Journal of Physics and Chemistry of Solids*, vol. 30, no. 2, pp. 339 – 351, 1969. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/0022369769903151>
- [18] Guo Weiling, Li Zhiguo, Zhou Tianyi, Cheng Yaohai, Chan Changhua, and Sheng Guangdi, "The electromigration and reliability of VLSI metallization under temperature gradient conditions," in *1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105)*, Oct 1998, pp. 226–229.
- [19] M. Li, D. W. Kim, S. Gu, D. Y. Parkinson, H. Barnard, and K. N. Tu, "Joule heating induced thermomigration failure in un-powered microbumps due to thermal crosstalk in 2.5d ic technology," *Journal of Applied Physics*, vol. 120, no. 7, p. 075105, 2016.
- [20] K. N. Tu and A. M. Gusak, "A unified model of mean-time-to-failure for electromigration, thermomigration, and stress-migration based on entropy production," *Journal of Applied Physics*, vol. 126, no. 7, p. 075109, 2019.
- [21] H. V. Nguyen, C. Salm, B. Krabbenborg, K. Weide-Zaage, J. Bisschop, A. J. Mouthaan, and F. G. Kuper, "Effect of thermal gradients on the electromigration life-time in power electronics," in *2004 IEEE International Reliability Physics Symposium. Proceedings*, April 2004, pp. 619–620.
- [22] Z. Lu, W. Huang, M. R. Stan, K. Skadron, and J. Lach, "Interconnect Lifetime Prediction for Reliability-Aware Systems," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 15, no. 2, pp. 159–172, Feb 2007.
- [23] H.-B. Chen, S. X.-D. Tan, J. Peng, T. Kim, and J. Chen, "Analytical modeling of electromigration failure for vlsi interconnect tree considering temperature and segment length effects," *IEEE Transaction on Device and Materials Reliability (T-DMR)*, vol. 17, no. 4, pp. 653–666, 2017.
- [24] R. De Orio, H. Ceric, and S. Selberherr, "Physically based models of electromigration: From black's equation to modern tcad models," *Microelectronics Reliability*, vol. 50, no. 6, pp. 775–789, 2010.
- [25] X. Zha, "Numerical analysis of lead-free solder joints: Effects of thermal cycling and electromigration," Ph.D. dissertation, Loughborough University, March 2016.
- [26] J. Xu, "Electromigration simulation of interconnection in very large scale integration," Ph.D. dissertation, Binghamton University, May 2016.
- [27] A. Abbasinasab, "Interconnect aging—physics to software," Ph.D. dissertation, University of California Santa Barbara, June 2018.
- [28] A. Abbasinasab and M. Marek-Sadowska, "Non-uniform temperature distribution in interconnects and its impact on electromigration," in *Proceedings of the 2019 on Great Lakes Symposium on VLSI, ser. GLSVLSI '19*. New York, NY, USA: ACM, 2019, pp. 117–122.
- [29] E. Demircan and M. D. Shroff, "Model based method for electro-migration stress determination in interconnects," in *2014 IEEE International Reliability Physics Symposium*, June 2014, pp. IT.5.1–IT.5.6.
- [30] S. R. Nassif, "Power Grid Analysis Benchmarks," in *Proc. Asia South Pacific Design Automation Conf. (ASPDAC)*, Mar. 2008, pp. 376–381.