Weaving Synchronous Reactions into the Fabric of SSA-form Compilers

HUGO POMPOUGNAC, Inria, France

ULYSSE BEAUGNON and ALBERT COHEN, Google, France

DUMITRU POTOP BUTUCARU, Inria, France

We investigate the programming of reactive systems combining closed-loop control with performance-intensive components such as Machine Learning (ML). Reactive control systems are often safety-critical and associated with real-time execution requirements, a domain of predilection for synchronous programming languages. Extending the high levels of assurance found in reactive control systems to computationally intensive code remains an open issue. We tackle it by unifying concepts and algorithms from synchronous languages with abstractions commonly found in general-purpose and ML compilers. This unification across embedded and high-performance computing enables a high degree of reuse of compiler abstractions and code. We first recall commonalities between dataflow synchronous languages and the static single assignment (SSA) form of general-purpose/ML compilers. We highlight the key mechanisms of synchronous languages that SSA does not cover—denotational concepts such as synchronizing computations with an external time base, cyclic and reactive I/O, as well as the operational notions of relaxing control flow dominance and the modeling of absent values. We discover that initialization-related static analyses and code generation aspects can be fully decoupled from other aspects of synchronous semantics such as memory management and causality analysis, the latter being covered by existing dominance-based algorithms of SSA-form compilers. We show how the SSA form can be seamlessly extended to enable all SSA-based transformations and optimizations on reactive programs with synchronous concurrency. We derive a compilation flow suitable for both high-performance and reactive aspects of a control application, by embedding the Lustre dataflow synchronous language into the SSA-based MLIR/LLVM compiler infrastructure. This allows the modeling of signal processing and deep neural network inference in the (closed) loop of feedback-directed control systems. With only minor efforts leveraging the MLIR infrastructure, the generated code matches or outperforms state-of-the-art synchronous language compilers on computationally intensive ML applications.

CCS Concepts: • **Software and its engineering** → **Embedded software; Compilers; Domain specific languages**; • **Theory of computation** → **Operational semantics**;

Additional Key Words and Phrases: MLIR, lustre, SSA, machine learning (ML), reactive programming

ACM Reference format:

Hugo Pompougnac, Ulysse Beaugnon, Albert Cohen, and Dumitru Potop Butucaru. 2022. Weaving Synchronous Reactions into the Fabric of SSA-form Compilers. *ACM Trans. Arch. Code Optim.* 19, 2, Article 22 (March 2022), 25 pages.

<https://doi.org/10.1145/3506706>

Authors' addresses: H. Pompougnac and D. P. Butucaru, Inria, France; emails: {hugo.pompougnac, dumitru.potop}@inria.fr; U. Beaugnon and A. Cohen, Google, France; emails: {ulyse, albertcohen}@google.com.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2022 Association for Computing Machinery.

1544-3566/2022/03-ART22 \$15.00

<https://doi.org/10.1145/3506706>

1 INTRODUCTION

The **Static Single Assignment (SSA)** form [20, 21] has proven an extremely useful tool in the hands of compiler builders. First introduced as a representation to facilitate optimizations, it became a staple of optimizing compilers. More recently, its semantic properties—e.g., functional *determinism* while still allowing for limited *concurrency*—established it as a sound basis for **High-performance-computing (HPC)** compilation frameworks such as **Multi-level Intermediate Representation (MLIR)** [17], where different abstraction levels of the same application¹ share the structural and semantic principles of SSA, allowing them to co-exist while being subject to common analysis and optimization passes (in addition to specialized ones).

But while compilation frameworks such as MLIR concentrate the existing know-how in **High-performance Computing (HPC)** compilation for virtually every execution platform, they lack a key ingredient needed in the *high-performance embedded systems* of the future—the ability to represent reactive control and real-time aspects of a system. They do not provide first-class representation and reasoning for systems with a cyclic execution model, synchronization with external time references (logical or physical), synchronization with other systems, tasks and I/O with multiple periods and execution modes.

And yet, as we shall see in this article, while the standard SSA form does not cover these aspects, it shares strong structural and semantic ties with one of the main programming models for reactive real-time systems: *dataflow synchrony* [3, 12], and its large and structured corpus of theory and practice of reactive systems design.

Contribution. Relying on this syntactic and semantic proximity, we extend the SSA-based MLIR framework to open it to synchronous reactive programming of real-time applications. We illustrate the expressiveness of our extension through the compilation of the pure dataflow core of the Lustre language. This allows us to model and compile all data processing, computational and reactive control aspects of signal processing and machine learning applications. In the compilation of Lustre, following an initial normalization phase, all data type verifications, buffer synthesis, and causality analysis can be handled using existing MLIR SSA algorithms. Only the initialization analysis specific to the synchronous model (a.k.a. clock calculus or analysis) requires specific handling, leading to significant code reuse.

The MLIR embedding of Lustre is non-trivial. As modularity based on function calls is no longer natural due to the cyclic execution model, we introduce a *node instantiation* mechanism. We also generalize the usage of the special *undefined/absent* value in SSA semantics [9] and in low-level intermediate representations such as **Low-level Intermediate Representation (LLVM IR)** [15]. We clarify its semantics and relate it to the notion of absence and the associated static analyses (*clock calculi*) of synchronous languages [2].

Our extension remains fully compatible with SSA analysis and code transformation algorithms. It allows giving semantics and an implementation to all correct SSA specifications. It also supports static analyses determining correctness from a synchronous semantics point of view.

Outline. Section 2 formalizes the SSA semantics. Section 3 extends SSA to allow reactive synchronous programming. Section 4 covers the embedding of Lustre into MLIR SSA and its compilation. In Section 5, we present our use cases. We discuss related work in Section 6 before the conclusion in Section 7.

¹Ranging from ML dataflow graphs and linear algebra specifications down to affine loop nests and optimized (tiled, vectorized, etc.) low-level code.

```

<ssa_spec> ::= <function>+
<function> ::= func <fun_name> <fun_iface> <fun_body>
<fun_iface> ::= (<type>*)->(<type>*)
<fun_body> ::= <block>+
  <block> ::= <blk_arg> : <blk_body>
  <blk_arg> ::= <block_name> (<tvar>*)
  <tvar> ::= <var> : <type>
  <blk_body> ::= <op>* <term_op>
  <op> ::= (<var>*) = <op_id> (<tvar>*) : <type>*
    | <var> = load(<tvar>) : <type>
    | store(<tvar>, <tvar>)
  <term_op> ::= cond_br <var> <blk_arg> <blk_arg>
    | br <blk_arg> | return(<tvar>*)
  <op_id> ::= <arith_op> | <bool_op> | call <fun_name>

```

Fig. 1. SSA syntax.

2 SSA SYNTAX AND SEMANTICS

The syntax and semantics of SSA form have been presented multiple times before, but we need to settle on one as a basis for extension. The SSA variant we selected is based on MLIR [17], which uses **continuation-passing style (CPS)** branch arguments rather than ϕ operators.

Figure 1 presents a minimal SSA syntax (in black) extended with the constructs for functional composition (in red), and with the load and store operations to represent memory side effects (in green).²

Additional structural properties must be met. No two blocks of a function may have the same name, and branching operations (br and cond_br) may only reference existing blocks with the correct number of arguments. The blocks and the branching operations of an SSA function determine a **sequential control flow graph (SCFG)** structure, with the first block serving as control entry point. Execution proceeds sequentially inside each block. Each variable is either defined from one operation, or the argument of a single block header.³ No two functions may have the same name, and calling a function assumes that it exists and has the correct interface. The interface of a function consists in the arguments of its first block, which are also the function arguments, and the arguments of its return operation, which are the function return values. If multiple return operations exist in a function, then they must have the same number of arguments. All SSA blocks are terminated by a return or a branch operation. These operations are called *terminators*.

The small example of Figure 2 illustrates the specific properties of reactive systems and the differences between Lustre and SSA. The Lustre node (left) and MLIR SSA function (right) implement the same functionality, but we focus on the SSA function in this section. As we will see later, the latter could be the result of the compilation of the former. From now on, and to simplify the exposition, we use the input/output terminology of Lustre nodes for MLIR block and function arguments/return values. We will see that this terminology is well supported by semantics properties. Note that the MLIR SSA syntax requires that block identifiers start with “^” and that all

²The syntax of types is left implicit. The following semantics is largely independent on the type system for SSA expressions.

³Under classical SSA notation, this amounts to the variable being defined from exactly one ϕ operator. In classical SSA notation, ϕ operators are used in blocks that are destination of multiple branching operations. Each one allows the construction of a unique value based on values coming from the different source blocks.

<pre> 1 node stepper_drv(inc:int) returns (pos:int) 2 var pos_pre,pos_inc,pos_tmp,cst:int; ck:bool; 3 let 4 5 6 pos_pre = 0 fby pos; 7 8 pos_inc = pos_pre+inc; 9 pos_tmp = pos_inc-10; 10 ck = (pos_tmp >= 0); 11 pos = if ck then pos_tmp else pos_inc; 12 13 cst = 0 when ck ; 14 actuate(cst); 15 16 17 18 19 20 tel </pre>	<pre> 1 func @stepper_drv()->() { 2 ^start: 3 %c0 = constant 0 : i32 4 %c10 = constant 10 : i32 5 br ^step(%c0:i32) 6 ^step(%pos_pre:i32): 7 %inc = call @input_inc() : () -> (i32) 8 %pos_inc = addi %pos_pre, %inc : i32 9 %pos_tmp = subi %pos_inc, %c10 : i32 10 %ck = cmpi "sge", %pos_tmp, %c0 : i32 11 %pos = select %ck,%pos_tmp,%pos_inc : i32 12 cond_br %ck, ^act(%c0:i32), ^out 13 ^act(%cst:i32): 14 call @actuate(%cst) : (i32) -> () 15 br ^out 16 ^out: 17 call @output_pos(%pos) : (i32)->() 18 call @tick() : () -> () 19 br ^step(%pos:i32) 20 } </pre>
--	---

Fig. 2. Stepper motor driver in Lustre (left) and MLIR SSA (right). Control statements in green, data processing operations in red, cyclic I/O and time synchronization in violet, state manipulation in blue.

variable names start with “%.” MLIR also provides more intuitive forms for specific operations: For example, function calls specify the full function signature at their end; the comparison taking two input variables as arguments and producing one variable (the test result) has the syntax of line 10, which specifies the kind of test (sge for $\geq$), the type of input data (i32), but not the type of the Boolean output, which is implicit (i1); operation select in line 11 outputs one of its data inputs based on the value of its Boolean test variable %ck (of type i1).

Our example is a driver for a stepper motor, which receives rotation commands as increments of 0.18° , but can only actuate—issue physical commands to the motor—for 1.8° at a time. For this reason, commands must be buffered and only actuated when their number exceeds 10. This behavior, typical of an embedded control system, involves a continuous interaction with the environment. In our example, this interaction is driven by the infinite loop formed by the SSA branching operations. Each iteration of the loop is an *execution cycle* during which the program reads its input %inc from its environment, performs computations, potentially actuates the motor and finally outputs %pos. Timely interaction with the environment is achieved through the function calls in violet, which are discussed in Section 3.

2.1 SSA Operational Semantics

For conciseness, we shall assume all variables (including Booleans) are semantically represented as integers. We also assume each operation of the program has a unique label, such as a program line number if we assume that no two operations share the same line.

Notations. The cardinal of a set $\mathcal{S}$ is denoted $|\mathcal{S}|$. We use the OCaml notation for lists: $[]$ is the empty list, $h :: t$ the list of first element h and tail t .

Int is the domain of the integer type. To represent the status of a memory location or variable that has not been initialized, we use the special *undefined* value denoted $\perp$. Therefore, the status of any variable or memory location, at any execution point, is an element of $\overline{\text{Int}} = \text{Int} \cup \{\perp\}$. We also denote $\perp$ any function that always returns $\perp$, regardless of its domain. Given a (mathematical)

function f and a value x of its domain, $f[x \leftarrow y]$ is the function that is identical with f everywhere except on x , where it has value y .

$\mathcal{L}^f$ and $\mathcal{V}^f$ are, respectively, the sets of labels and of variables of an SSA function f , and b_0^f is its first block. The function containing block b is denoted $\text{fun}(b)$. The ordered set of inputs of block b is $\text{in}(b) \subseteq \mathcal{V}^{\text{fun}(b)}$, and $\text{in}(b)_i$ is the i th input of b . The ordered set of variables assigned by operations of a block b is denoted $\text{loc}(b)$. The label of the first operation in block b is $\text{fst}(b)$. The operation associated with a label $l \in \mathcal{L}^f$ is denoted $\text{op}(l)$. If $\text{op}(l)$ is not a terminator, then $\text{nxt}(l)$ is the label of the next operation in its block. The number of arguments of a return operation of function f is denoted O^f .

Execution state. The execution state of an SSA function f is one of:

- An initial state $\text{Start}^f(v_1, \dots, v_{|\text{in}(b_0^f)|})$, where $v_i \in \overline{\text{Int}}$ are the actual parameters of the function.
- A final state $\text{End}^f(w_1, \dots, w_{O^f})$, where $w_i \in \overline{\text{Int}}$ are the outputs of f (received as input by return).
- A triple $\text{Run}^f(pc, val)$ formed of the label pc of the operation to execute next (the program counter) and a partial valuation $val : \mathcal{V}^f \rightarrow \overline{\text{Int}}$ of all the variables.

The execution state of an SSA *specification* is a triple (s, cs, m) formed of the state s of the function that is currently executing, a list cs of running states representing the call stack, and the current state $m : \text{Int} \rightarrow \overline{\text{Int}}$ of the memory. An *initial state* of the specification has the form $(\text{Start}^f(\dots), [], m)$, where m is the initial memory state and f the function that serves as execution entry point. A *final state* of the specification has the form $(\text{End}^f(\dots), [], m)$.

Program execution. Transition rules are provided in Figure 3. An *execution trace* of an SSA specification is any sequence of transitions starting in an initial state. Note that if $t = s_0 \rightarrow s_1 \rightarrow \dots \rightarrow s_n \rightarrow \dots$ is a trace, then any prefix $t_n = s_0 \rightarrow s_1 \rightarrow \dots \rightarrow s_n$ is also a trace. We denote with $\leq$ the prefix order on traces, meaning we can write $t_n \leq t$.

Note that rules **(ifthen)** and **(ifelse)** define the behavior of a conditional branch only when the test variable is defined. When it is $\perp$, execution cannot advance—it blocks. Execution also blocks when a load or store operation accesses an address that is either $\perp$ or invalid. Under the LLVM interpretation of undefinedness [15], this amounts to assuming that the use of $\perp$ in decisions and computations is an *immediate undefined behavior*. To perfectly match this interpretation, we also assume that the semantics $\llbracket \text{op_id} \rrbracket$ of each operation is a partial function, undefined when inputs have value $\perp$.

Note that maximal traces (in the sense of $\leq$) will either be infinite (when execution never ends) or end in a final state, or end when execution blocks.

Separation assumptions. Our semantics separates, in both state expression and transition rules, the part corresponding to the SSA core from the extensions needed to represent function calls and memory. For instance, to consider only the core SSA semantics one simply has to remove call stack and memory terms from the specification state, and only consider the black rules of Figure 3 (which do not access memory or call stack). Similarly, function call rules do not access the memory, and memory rules do not access the call stack.

2.2 Determinism and Correctness

If we assume that all operations are deterministic (which in our formal framework amounts to assuming that $\llbracket \text{op_id} \rrbracket$ are partial functions), then the sequentiality of the SSA execution implies

$$\begin{array}{c}
(Start^f(v_1, \dots, v_{|in(b_0^f)|}), cs, m) \rightarrow (Run^f(fst(b_0^f), \perp [in(b_0^f)_k \leftarrow v_k \mid 1 \leq k \leq |in(b_0^f)|]), cs, mem) \text{ (start)} \\
\\
\frac{op(l) = "(v_1, \dots, v_n) = op_id(w_1, \dots, w_m)" \quad (o_1, \dots, o_n) = [op_id](s(w_1) \dots, s(w_m))}{(Run^f(l, s), cs, m) \rightarrow (Run^f(next(l), s[v_i \leftarrow o_i \mid 1 \leq i \leq n]), cs, m)} \text{ (opcall)} \\
\\
\frac{op(l) = "\text{br } bb(v_1, \dots, v_{|in(bb)|})"}{(Run^f(l, s), cs, m) \rightarrow (Run^f(fst(bb), s[in(bb)_i \leftarrow s(v_i) \mid 1 \leq i \leq |in(bb)|][loc(bb)_i \leftarrow \perp \mid 1 \leq i \leq |loc(bb)|]), cs, m)} \text{ (goto)} \\
\\
\frac{op(l) = "\text{cond.br } v \text{ } bb1(v_1, \dots, v_{|in(bb1)|}) \text{ } bb2(w_1, \dots, w_{|in(bb2)|})" \quad s(v) \notin \{0, \perp\}}{(Run^f(l, s), cs, m) \rightarrow (Run^f(fst(bb1), s[in(bb1)_i \leftarrow s(v_i) \mid 1 \leq i \leq |in(bb1)|][loc(bb1)_i \leftarrow \perp \mid 1 \leq i \leq |loc(bb1)|]), cs, m)} \text{ (ifthen)} \\
\\
\frac{op(l) = "\text{cond.br } v \text{ } bb1(v_1, \dots, v_{|in(bb1)|}) \text{ } bb2(w_1, \dots, w_{|in(bb2)|})" \quad s(v) = 0}{(Run^f(l, s), cs, m) \rightarrow (Run^f(fst(bb2), s[in(bb2)_i \leftarrow s(w_i) \mid 1 \leq i \leq |in(bb2)|][loc(bb2)_i \leftarrow \perp \mid 1 \leq i \leq |loc(bb2)|]), cs, m)} \text{ (ifelse)} \\
\\
\frac{op(l) = "\text{return}(v_1, \dots, v_{of})"}{(Run^f(l, s), cs, m) \rightarrow (End^f(s(v_1), \dots, s(v_{of})), cs, m)} \text{ (end)} \\
\\
\frac{op(l) = "(v_1, \dots, v_n) = \text{call } g(w_1, \dots, w_k)" \quad (Run^f(l, s), cs, m) \rightarrow (Start^g(s(w_1), \dots, s(w_k)), Run^f(l, s) :: cs, m)} \text{ (call)} \\
\\
\frac{op(l) = "(v_1, \dots, v_n) = \text{call } g(w_1, \dots, w_k)" \quad (End^g(x_1, \dots, x_n), Run^f(l, s) :: cs, m) \rightarrow (Run^f(next(l), s[v_i \leftarrow x_i \mid 1 \leq i \leq n]), cs, m)} \text{ (ret)} \\
\\
\frac{op(l) = "w = \text{load}(addr)" \quad s(addr) \neq \perp \quad \text{valid_addr}(s(addr))}{(Run^f(l, s), cs, m) \rightarrow (Run^f(next(l), s[w \leftarrow m(s(addr))]), cs, m)} \text{ (load)} \\
\\
\frac{op(l) = "\text{store}(addr, v)" \quad s(addr) \neq \perp \quad \text{valid_addr}(s(addr))}{(Run^f(l, s), cs, m) \rightarrow (Run^f(next(l), s, cs, m[s(addr) \leftarrow s(v)])} \text{ (store)}
\end{array}$$

Fig. 3. SSA semantics. Memory access rules in green. Function call rules in red.

its determinism: For each initial state s there exists a unique trace starting in s that is maximal in the sense of $\leq$.

But determinism is not sufficient. Correctness also requires that execution never blocks. To ensure this, SSA enforces a stronger property: that all variables are different from $\perp$ whenever used in decisions, memory access addresses, and computations. Assume that variable v is defined by block b , either by an operation of b or by the block header itself. Also assume that v is an input to operation o' of block b' . To ensure that v does not have value $\perp$ when o' is executed, one must ensure (as a necessary property) that any execution path reaching o' passes through the definition of v . This happens *if and only if* one of the following conditions is true:

D1 $b = b'$, and the definition of v precedes o' in b , either as block argument, or as output of an operation.

D2 $b \neq b'$, and any possible execution reaching b' necessarily passes through b .

While checking property **D1** is straightforward, determining that **D2** holds for any variable v and operation o using v is not tractable in the general case (Boolean satisfiability can be reduced to the decision of **D2**).

For this reason, SSA-based compilation always ensures **D2** by enforcing a sufficient property, named dominance, which can be checked using a low-complexity structural analysis of the SSA SCFG [8]. Dominance is considered part of SSA-form correctness, along with the syntactic correctness and the structural properties of Section 2.

Together, these structural properties ensure the correctness of SSA specifications that do not access memory. When memory is used, these properties must be complemented by a proof of the fact that each memory location is initialized before it is read.

3 FROM SSA TO SYNCHRONOUS CONCURRENCY

In this section, we extend the syntax and semantics of SSA with the operational mechanisms needed to represent synchronous concurrency. The extension leaves the (non-reactive) SSA semantics of Figure 3 unchanged, and allows the application of all SSA code transformations. Thus, building on MLIR's extensible syntax and semantics, it is possible to model and generate code for reactive real-time applications without changing the existing code base (only introducing additional behaviors).

3.1 Cyclic Execution

To represent the behavior of embedded systems, which interact with their environment in a continual and timely fashion, all synchronous languages have *cyclic execution models*. The execution of a synchronous program is an *a priori* infinite *sequence of execution cycles*. Execution cycles being non-overlapping, they form a *logical time base*: each operation happens in exactly one logical cycle, which can be identified by its index. But synchronous logical time is not only a descriptive notion used during analysis. It is meant to allow the synchronization of cycle execution onto external time bases. For instance, periodic real-time execution is typically enforced by synchronizing cycle triggering (the logical time base) with a periodic HW timer.

The SSA form also allows the representation of cyclic behaviors under the form of cyclic CFGs, as exemplified in Figure 2. However, what constitutes an *execution cycle* is not clearly identified, nor the mechanisms for synchronizing execution cycles with an external time base, nor how to constrain an operation to happen in a specific cycle. To allow SSA-based embedded real-time programming, we must allow the specification of all these aspects *in a way that will be preserved by SSA-based code transformations and optimizations*.

Tying the definition of execution cycles to the structural elements of SSA⁴ is tempting, but unfeasible, as basic blocks are not preserved by common optimizations. Another tempting approach is to extend the syntax and semantics of basic blocks and/or branching statements to explicitly identify some of them as execution cycle barriers. However, such an approach would require changes to much of existing SSA-related compiler code (such as dominance analysis or optimization algorithms), which we want to avoid.

3.1.1 The tick Operation. The solution we chose is the introduction of a new operation *tick* to identify execution cycle barriers. To order operations with respect to these barriers, *tick* relies on two SSA mechanisms: dominance and memory access ordering.

Dominance-based ordering. The syntax of *tick*, provided in Figure 4, shows that it can take as arguments any number of variables, which allows specifying that operations producing these variables are executed before the cycle barrier. It produces an optional variable %s of type none, which is the unit type of MLIR SSA.

Like for the unit type of functional programming or the *pure signals* of synchronous programming [19], a variable of type none represents *pure synchronization*. It carries no information but requires operations reading it to happen after the operation producing it. To facilitate the specification of such ordering constraints, we also introduce the *sync* operation, which allows transferring

⁴For instance, by annotating specific basic blocks or specific branching operations to identify them as cycle transitions.

```

<type> += in(<type>) | out(<type>)
<op> += (<var>?) = tick(<tvar>*)
          | <var> = sync(<tvar> <tvar>+)
          | <var> = input(<var>):<type>
          | (<var>?) = output(<var>:<var>):<type>
          | <var> = undef:<type>
<op_id> += inst <fun_name> <inst_id>

```

Fig. 4. SSA syntax extensions for synchronous reactive programming. “+=” extends an already-defined non-terminal. Grayed non-terminals are those of Figure 1.

<pre> 1 func @periodic1()->() { 2 ^reset: 3 4 %x0 = call @init():()->tensor<64xi8> 5 br ^step(%x0:tensor<64xi8>) 6 ^step(%x1:tensor<64xi8>): 7 %x2 = addi %x1, %x1: tensor<64xi8> 8 %s = tick(%x2:tensor<64xi8>) 9 %x3 = sync(%x2:tensor<64xi8>,%s:none) 10 br ^step(%x3:tensor<64xi8>) 11 } </pre>	<pre> 1 func @periodic2() -> () { 2 ^reset: 3 %x0 = alloc(): memref<64xi8> 4 call @init(%x0): :(memref<64xi8>)->() 5 br ^step 6 ^step: 7 call @do_addi(%x0) :(memref<64xi8>)->() 8 tick() 9 10 br ^step 11 } </pre>
--	---

Fig. 5. Synchronizing computations w.r.t. execution cycle barriers (tick) to enforce periodic execution. Dominance-based (left) vs. side-effect-based (right).

the dependences of one or more variables onto another. The operation takes as input two or more variables. It copies the value of its first input onto its output as soon as all inputs have arrived.

As Figure 5 (left) shows, this way of enforcing ordering is particularly useful early in the compilation process, when aggregate n -dimensional data are represented with abstract types (such as the *tensors* of MLIR) manipulated with side-effect-free operations.

Ordering by side effects. We also assume that *tick* has unspecified side effects, which means it cannot commute (during SSA code transformations) with operations that read or write memory. This way of enforcing ordering is particularly useful later in the code generation process, once buffer allocation of aggregate data has been done. This is the case in Figure 5 (right), which could be an implementation of the program in Figure 5 (left). Note that in both cases SSA code transformations (e.g., loop unrolling) can be applied freely, without changing the ordering of computations w.r.t. execution cycle barriers.

Structural properties. To ensure that the execution of a *reactive SSA function* is an infinite sequence of execution cycles, we will require that it does not contain return operations, and that each potentially unbounded cycle of the SSA specification contains at least one *tick* operation.

3.1.2 Compilation. The transformation of a standard SSA-form specification into executable sequential code is a well-understood process. However, the introduction of *tick* fundamentally changes the SSA semantics by requiring a cyclic interaction with the environment/scheduler.

The way this interaction is traditionally implemented in the compilation of synchronous languages [3, 4, 19] is illustrated in Figure 6. The control flow of the source code (function @n in our case) is completely restructured (inverted) to produce a semantically equivalent program with a single *tick* operation (function @n_drv). To do this, the control and data state of the original


```

func @n()->() {
^start:
  %x = call @f():()->(i32)
  tick()
  call @g(%x):(i32)->()
  tick()
  br ^start
}

func @n_step(i1,i32)->(i1,i32){
^start(%s:i1,%x:i32):
  cond_br %s, ^true,^false
^true:
  %x1 = call @f():()->(i32)
  %false = constant 0:i1
  return %false,%x1:i1,i32
^false:
  call @g(%x):(i32)->()
  %true = constant 1:i1
  return %true,%x:i1,i32
}

func @n_drv()->() {
^start:
  %s0 = constant 0 : i1
  %x0 = constant 0 : i32
  br ^step(%s0,%x0:i1,i32)
^step(%s:i1,%x:i32):
  %s1,%x1 = call @n_step(%s,%x)
    : (i1,i32)->(i1,i32)
  tick()
  br ^step(%s1,%x1:i1,i32)
}

```

Fig. 6. Synchronous languages approach to code generation. Source code left, output middle and right.

function *between execution cycles* must be explicitly represented. In our example, this state is transmitted by the arguments of `^step` and consists of:

- A Boolean value (of type `i1`) to determine whether `@f` or `@g` should execute in the next cycle.
- A value of type `i32` allowing the transmission of the output of `@f` to `@g`.

At the beginning of each cycle the state is decoded, the needed computations are triggered, then a new state is encoded and transmitted to the next cycle. This process is usually represented with a separate *step function*, in our case `@n_step`.

Classical synchronous language compilers will usually produce just this step function and the data structure describing the application state. When used in conjunction with the dataflow modularity described in Section 3.3, this approach allows modular code generation⁵ [4]. However, the driver function (in our case `@n_drv`), and in particular the implementation of `tick`, are usually not generated, being considered too implementation-dependent.

This compilation approach has been long tested in practice [2, 12], where it has shown its strengths (most notably modularity) but also its limits. The limits are mainly related to the one-size-fits-all generated code with a single step function and a state representation that must cover the needs of *all* execution cycle transitions. In our example, in the compilation output, the state variable of type `i32` is assigned a value and then passed on to the next cycle *in every cycle*, even though it is semantically produced (output of `@f`) only in odd cycles. A first evaluation of the inefficiency of the inverted state representation is provided in previous work on state representation optimization for the Esterel language [19].⁶ It is important to note that, once the generation of the step function performed, classical compiler optimizations are confined to the scope of the step function, and optimizations involving multiple execution cycles must be specifically designed for each particular language and state encoding.

Our compilation method cannot follow this example and systematically restructure control to obtain a loop with a single `tick`. Not only because of the potential efficiency loss, but because in many cases *the implementation must have a different structure*. For instance, in avionics MIF/MAF applications [10] the implementation must have a structure similar to that of Figure 6 (left), where a global periodic pattern (the global loop, named *major frame*, or MAF) is split by the `tick` operations into time intervals of equal length (the *minor frames*, or MIFs), each containing a different code.

⁵One step function per hierarchic synchronous module, the state representation of a module including that of sub-modules it hierarchically includes, and its step function calling the step functions of sub-modules.

⁶Memory allocation for synchronous languages also poses other challenges, such as the fact that modular code generation requires in the general case an inefficient encoding for memory constructs, which uses not one, but two variables for each state element. Several papers address this issue in previous work [10, 11].

To allow the implementation, without restructuring, of any reactive SSA graph satisfying the structural properties defined above, we propose a return to the fundamentals of reactive systems design, by making explicit the interaction with the system scheduler. In our compilation approach, a reactive SSA specification such as function $@n$ of Figure 6 (left) is seen as a sequential process running under a cooperative multi-tasking scheduler. Each time the execution of $@n$ reaches a `tick` operation, the execution context (state) of $@n$ is saved and control is given back to the scheduler. When the scheduler determines that a new execution cycle must be triggered, it restores the state of the process, execution of the `tick` operation terminates, and the scheduler hands returns control to the process.

This operational mechanism, whose formal semantics is defined in Section 3.5, can be easily implemented on various execution platforms ranging from low-level timers on bare metal platforms [10] to POSIX system services such as `longjmp` (as we do in Section 5) to coroutine mechanisms of various languages and to RTOS services such as `PERIODIC_WAIT` in the avionics-oriented IMA/ARINC 653 standard [1].

Note that our proposal does not exclude the classical approach of compiling synchronous languages. Instead, it is complementary, allowing the modeling of implementation aspects that were previously not covered by code generation, and by allowing more expressiveness in the implementation.

3.2 Cyclic I/O

An embedded system will continually interact with its environment, cyclically reading inputs and writing outputs. In practical implementations, this is typically done by reading and writing memory-mapped registers that can be represented with volatile C variables, or by calling dedicated I/O functions. Synchronous languages abstract away such implementation-dependent mechanisms under the form of *input and output variables* that can be read or written at each cycle, with two constraints related to the synchronous model:

- An output variable can be written at most once per execution cycle.
- All reads of an input variable during an execution cycle must return the same result.

For instance, in Figure 2, the input `inc` of the Lustre program is read at each execution cycle.

By comparison, when not considering memory side effects, MLIR functions interact with their environment only twice:

- At the beginning of their execution, to read the value of their input arguments, which then remains constant during the execution of the function.
- When reaching a return operation, when the function completes.

These assumptions enable common SSA optimizations such as loop-invariant code motion. Volatile accesses to memory locations can sometimes be represented, like in the low level dialects of MLIR (LLVM, SPIRV), but they represent a particular low-level implementation, excluding others.

The solution we chose to represent cyclic I/O is based on the representation of input and output *channels* with function arguments of the special types `in(t)` and `out(t)`, where `t` is the type of data transmitted by the channel. Access to channel variables is done exclusively using the input and output operations, whose syntax is provided in Figure 4. Operation `input` has a single argument of input channel type. Each time it is executed, `input` samples the channel for a value of the correct type, which is placed in the output variable. An output operation has two inputs: one output channel and a second variable (of the corresponding non-channel type) whose value will be written to the output.

```

1 func @n(in(i32), out(i32))->() {           1 func @n()->(i32), (i32)->()->() {
2   ^start(%i:in(i32), %o:out(i32)):         2   ^start(%i:()->(i32), %o:(i32)->()):
3     br ^step                               3     br ^step
4   ^step:                                   4   ^step:
5     %x = input(%i):i32                     5     %x = call_indirect %i (): ()->(i32)
6     output(%o:%x):i32                      6     call_indirect %o (%x): (i32)->()
7     tick()                                7     call @tick() : ()->()
8     br ^step                               8     br ^step
9   }                                         9   }

```

Fig. 7. Code generation for I/O operations.

To specify ordering relations between I/O operations and other operations, we use the same mechanisms discussed for `tick` in Section 3.1.1. On both input and output, we assume unspecified side effects, which prevents reordering with other operations that access memory and function calls. Both I/O operations also allow dominance-based ordering. For this reason, output has an (optional) output of type `none`.

Structural properties. As a limitation specific to our current implementation, it is required that only functions representing reactive behaviors use channel variables or the operations `input` and `output`. It is also required that reactive functions have only arguments of I/O channel type, and that no channel variable is output of an operation.

To comply with the synchronous model requirement that each variable has at most one value during each cycle (we will further develop this aspect in Section 4), it is also required that at most one input or output operation is performed on a given I/O variable between two instances of `tick`. This semantic property is usually enforced by requiring the respect of structural properties, e.g., by requiring that every CFG path between two operations on the same channel contains a `tick` operation.

Compilation. As explained above, various low-level mechanisms can be used to implement the operations `input` and `output`, the most typical being volatile variables and calls to I/O functions. For portability, our compiler takes the second approach, by:

- Transforming each function argument of type `in(t)` into a function argument of type `()->(t)`, i.e., a reference to a function that takes no argument and produces one result of type `t`.
- Transforming each function argument of type `out(t)` into a function argument of type `(t)->()`.
- Each input and output operation is transformed into a call to the corresponding function argument. Note the use of `call_indirect`, a version of operation `call` allowing calling a function transmitted by reference.

Figure 7 provides a small example: a reactive program with one input channel and one output channel that copies at each cycle its input on the output.

When the value produced by `input` or taken as input by `output` is an object stored in memory,⁷ much care must be exerted to avoid memory errors (accessing unallocated memory and memory leaks). In our implementation, we will assume that all memory-stored objects produced by an input operation are allocated and deallocated by the environment, with a lifetime finishing at the end of the current execution cycle. We also assume that memory-stored objects given as argument

⁷Like the variables of type `memref` in MLIR.

```

func @main(in(i32),out(i32))->(){
  ^start(%ic:in(i32),%oc:out(i32)):
    br ^step
  ^step:
    %i = input(%ic):i32
    %x1 = inst @sum "a" (%i:i32)
    tick()
    %x2 = inst @sum "a" (%i:i32)
    output(%oc:%x2):i32
    tick()
    br ^step
}

func @sum(in(i32),out(i32))->(){
  ^start(%ic:in(i32),%oc:out(i32)):
    %s0 = constant 0 : i32
    br ^step(%s0:i32)
  ^step(%s:i32):
    %i = input(%ic):i32
    %s1 = addi %s, %i : i32
    tick(%s1:i32)
    %o = call @f(%s1):(i32)->(i32)
    output(%oc:%o) : i32
    tick()
    br ^step(%s1:i32)
}

```

Fig. 8. Submodule instantiation example.

to an output operation are allocated and deallocated by the function, and that the environment no longer uses them when the next execution cycle begins.

3.3 Modularity

The modularity of SSA is that of sequential procedural programming. The modules of an SSA specification are the functions, which interact through *function calls*.

By comparison, the formal models underpinning synchronous languages are concurrent. In the most general settings, such as Esterel’s constructive semantics [19], *the execution of two sub-modules of a specification can advance concurrently, synchronizing and communicating with each other in both ways*. Determining that the execution of such a specification does not block (a process known as *causality analysis*) is in general undecidable, if integer data are allowed, and NP-hard (untractable in practice) if the input language uses only Boolean variables. Furthermore, the implementation of such general specifications can be very inefficient due to intricate semantic rules.

For this reason, synchronous language compilers have early on imposed simple structural constraints allowing fast and modular compilation: in each module, the computations of an execution cycle must form an acyclic dependency graph, allowing fast scheduling and code generation. In this acyclic graph, to allow the separate compilation of a sub-module, its computations must be grouped together as a single graph node, meaning that they can be performed *atomically*.

To allow the representation of this mechanism in our SSA extension, we introduce the notion of *instance* of a reactive function @f, which is a process (with separate state) executing function %f under the system scheduler. Instances are uniquely identified (with lists of strings, in our implementation). We assume that the first reactive function of a specification has an instance identified with the empty list of strings [] that receives control when the system starts. All other instances are inductively defined and possibly given control during execution using the operation inst (syntax in Figure 4): if i is an instance of function @f, which contains operation “inst @g str,” then instance str : : i of function @g is automatically defined.

We provide in Figure 8 an example of submodule instantiation. The system has two reactive functions and two instances: the implicit [] instance of function @main and one instance ["a"] of function @sum. Notice that the two inst operations of @sum trigger execution cycles of the same instance (["a"]).⁸ Instance [] reads its unique input from the environment on odd cycles, triggers one tick of instance ["a"] in every cycle (giving it as input the value of %i) and outputs the last

⁸In the presence of periodic activation patterns, this enables the unrolling of the infinite loop over the period, followed by constant propagation, which eliminates activation tests over the iteration counter.

output of ["a"] in even cycles. Instance ["a"] of @sum has a state in which it accumulates the sum of inputs it receives on odd cycles. On even cycles, it computes and outputs variable %o.

Structural constraints. The number and types of input and output variables of an inst operation must match the signature of the reactive function it instantiates.

Compilation. The compilation method based on conversion to step functions will implement submodule instantiation using function calls [4]. When conversion to a step function is not desired, we transform each instance into a process running under a cooperative scheduler. This mechanism extends that of Section 3.1.2 by clarifying how the scheduler passes the control between instances. When reaching an inst operation, the inputs and the control are transmitted to the instance, which then executes until reaching a tick operation, at which point it saves its state and returns the outputs to the caller, according to the rules of Section 3.5.

3.4 Signal Absence

Consider the simple example in Figure 6 (left) and its implementation on the right. Note that the translation slightly changes the internal behavior of the program: on the left, the variable %x is transmitted only from odd cycles to even cycles. But in the translation result %x has been added to the program state, which is computed and transmitted at every cycle. Thus, in the ^false: basic block of @n_step, under SSA semantics, we need to return a value for %x at each cycle, even if the source program does not require it.

In this case, we made the natural choice of maintaining the previous value, which later allows the encoding of the state in (persistent) memory. But using instead a constant of type i32 or a dynamically computed value would also have been correct, as this value is never used in computations. The situation is similar in Figure 8: function @sum outputs values only on even cycles, meaning that the value of %x1 in function @main is never correctly initialized, yet the specification is overall deterministic, because this *absent/undefined* value is never used in computations.

Such situations are common in the synchronous modeling of multi-rate and multi-periodic systems, which explains why *absence* prominently figures in the semantics of all synchronous languages [2]. As we shall see in Section 4, in the Lustre language a variable that is *absent* in a synchronous execution cycle has an *undefined* value and cannot be used in decisions or computations. This definition fully matches that of $\perp$ in Section 2.1.

However, synchronous languages such as Lustre are designed to support low-complexity analyses (known as *clock calculi*) ensuring that no uninitialized data is ever used in computations (much like the SSA form is designed to support dominance analysis). These analyses exploit the tight coupling between (dataflow) control propagation and initialization, as well as stringent synchronization requirements (known as *clock constraints*) enforced by each language primitive.

But our reactive extension of SSA is meant to be an intermediate compiler representation, where efficient encodings may require the *explicit representation and manipulation of absence/undefinedness*, which breaks the coupling between SSA control propagation and initialization. This situation is similar to that of LLVM IR, which extends the basic SSA syntax and semantics with not one, but two types of undefinedness to support different analysis and optimization approaches—`llvm.undef` and `llvm.poison` [15].

Unlike LLVM IR, we do not need to add a new semantic value. Instead, we simply allow the explicit manipulation of $\perp$ without breaking the structural correctness rules of SSA. To do this, we introduce operation `undef` (syntax in Figure 4, semantics in Figure 9). This operation sets its output variable to $\perp$. To understand how this value is propagated, consider function @n_step of Figure 6, and recall that in this function, in the ^false basic block, the second argument of `return` could take any value instead of %x, because it is never used in computations. Using operation `undef`, we

$$\frac{op(l) = \text{"}v = \text{undef}\text{"}}{(Run^f(l, s), cs, m) \rightarrow (Run^f(next(l), s[v \leftarrow \perp]), cs, m)} \quad (\text{undef})$$

Fig. 9. Semantics of undef.

```

func @n_step(i1,i32)->(i1,i32){      ^false:
^start(%s:i1,%x:i32):              call @g(%x):(i32)->()
  cond_br %s, ^true,^false          %ux = undef(): i32
^true:                             %true = constant 1:i1
  %x1 = call @f():()->(i32)          return %true,%ux:i1,i32
  %false = constant 0:i1            }
  return %false,%x1:i1,i32

```

Fig. 10. Use of undef (in blue) to represent signal absence.

can rewrite this function to avoid the need to return a defined value, as pictured in Figure 10. This not only faithfully represents the original behavior of Figure 6 (left) but also allows more efficient code generation, as detailed below.

Compilation of undef. Mastering undefinedness in LLVM is notoriously difficult [15]. However, this difficulty is a consequence of the very ambitious goal of giving a coherent formal basis to a large variety of optimizations in a way that fully preserves program semantics.

In our case, the definition of translation correctness is far less ambitious: preserve only the *defined* behaviors of the input program, those where no branching, memory access, or computation uses undefined values. This approach is consistent with the synchronous programming paradigm, where the absence of undefined behaviors is assumed guaranteed by program analyses performed at high abstraction level (e.g., in Lustre). Under this paradigm, undef can be correctly compiled into *any legal value of the target SSA dialect*. In particular:

- Replacing undef with any defined value (e.g., the constant 0) allows translation to standard SSA, but introduces initializations that do not exist in the original specification and that may hamper optimization.
- Replacing it with either `llvm.undef` or `llvm.poison` requires targeting LLVM IR and its SSA extensions, but does not introduce semantically unneeded initializations and enables LLVM-level code transformations/optimizations relying on undefinedness.

To formally state and prove translation correctness, assume that Int^* is the semantic domain of each variable, obtained by extending $\overline{Int} = Int \cup \{\perp\}$ (defined in Section 2.1) with values specific to the translation target. For instance, for a translation to LLVM IR, we shall set $Int^* = \overline{Int} \cup \{\text{llvm.poison}, \text{llvm.undef}\}$. We endow Int^* with the partial order determined by $\perp \leq x$ for all $x \neq \perp$. This partial order extends pointwise to partial valuations of the variables, and then to execution states. Then, we have:

THEOREM 3.1. *Consider a non-reactive SSA function⁹ f and consider the result f' of replacing all instances of `undef` in f with values of $Int^* \setminus \{\perp\}$ or with other variables (without breaking dominance).¹⁰ Consider an initial execution state s_0 and an execution trace $s_0 \rightarrow \dots \rightarrow s_n$ of f that does not block. Then, there exists a unique trace $s_0 = s'_0 \rightarrow \dots \rightarrow s'_n$ of f' such that $s_i \leq s'_i$ for all i .*

PROOF SKETCH. Given that the trace of f does not block, differences between s_i and s'_i can only arise at the level of `undef` operations of the original program, which are replaced with defined

⁹That may use undef, but not tick, cyclic I/O, or synchronous modularity.

¹⁰ f and f' will have the same variables.

$$\begin{array}{c}
\frac{\mathcal{I}(i) = (s, cs, si, so) \quad (s, cs, m) \rightarrow (s', cs', m')}{\langle i, \mathcal{I}, m \rangle \Rightarrow \langle i, \mathcal{I}[i \leftarrow (s', cs', si, so)], m' \rangle} \text{ (local)} \\
\\
\frac{\mathcal{I}(i) = (Run^f(l, s), cs, si, so) \quad op(l) = \text{"}v = \text{input}(ic)\text{"}}{\langle i, \mathcal{I}, m \rangle \Rightarrow \langle i, \mathcal{I}[i \leftarrow (Run^f(next(l), s[v \leftarrow si(ic)]), cs, si, so)], m \rangle} \text{ (in)} \\
\\
\frac{i = \square \quad \mathcal{I}(i) = (Run^f(l, s), cs, si, so) \quad op(l) = \text{"}tick\text{"}}{\langle i, \mathcal{I}, m \rangle \xrightarrow[si']{so} \langle i, \mathcal{I}[i \leftarrow (Run^f(next(l), s), cs, si', \perp)], m \rangle} \text{ (system-tick)} \\
\\
\frac{\mathcal{I}(i) = (Run^f(l, s), cs, si, so) \quad op(l) = \text{"}output(oc : v)\text{"}}{\langle i, \mathcal{I}, m \rangle \Rightarrow \langle i, \mathcal{I}[i \leftarrow (Run^f(next(l), s), cs, si, so[oc \leftarrow s(v)]), m \rangle} \text{ (out)} \\
\\
\frac{\mathcal{I}(i) = (Run^f(l, s), cs, si, so) \quad op(l) = \text{"}(v_1, \dots, v_n) = \text{inst nd } i' (w_1, \dots, w_k)\text{"}}{\mathcal{I}(i' :: i) = (Run^g(l', s'), cs', si', so')} \\
\\
\frac{\langle i, \mathcal{I}, m \rangle \Rightarrow \langle i' :: i, \mathcal{I}[(i' :: i) \leftarrow (Run^g(l', s'), cs', \perp[in_l^{nd} \leftarrow s(w_l) \mid 1 \leq l \leq k], \perp)], m \rangle}{\mathcal{I}(i' :: i) = (Run^g(l', s'), cs', si', so')} \text{ (inst)} \\
\\
\frac{\mathcal{I}(i' :: i) = (Run^g(l', s'), cs', si', so') \quad op(l') = \text{"}tick\text{"}}{\mathcal{I}(i) = (Run^f(l, s), cs, si, so) \quad op(l) = \text{"}(v_1, \dots, v_n) = \text{inst nd } i' (w_1, \dots, w_m)\text{"}} \\
\\
\frac{\langle i' :: i, \mathcal{I}, m \rangle \Rightarrow \langle i, \mathcal{I}[i \leftarrow (Run^f(l, s[v_i \leftarrow so'_i \mid 1 \leq i \leq n]), cs, si, so)], m \rangle}{\mathcal{I}(i) = (Run^f(l, s), cs, si, so) \quad op(l) = \text{"}(v_1, \dots, v_n) = \text{inst nd } i' (w_1, \dots, w_m)\text{"}} \text{ (inst-tick)}
\end{array}$$

Fig. 11. SSA semantics extension for reactive synchronous systems. In red, modularity rules.

values or with `llvm.undef` or `llvm.poison`. These differences can only be propagated through assignment, as they do not reach decisions, memory access addresses, or computations. $\square$

3.5 Formal Semantics of Reactive Extensions

The final step of our SSA extension is the definition of the formal semantics of reactive SSA specifications formed of one or more instances of reactive SSA functions.

Given a reactive function f , we denote with in^f , respectively, out^f the ordered set of input channel variables of f . Given an instance i , we denote with $r(i)$ its reactive function.

The **execution state** of a reactive SSA specification is represented with triples $\langle i, \mathcal{I}, m \rangle$, where m is the shared memory state, i is the currently active instance identifier, and $\mathcal{I}$ is a map associating to each instance identifier the instance state. The state of instance i is $\mathcal{I}(i) = (s, cs, si, so)$, where s is the state of the function f that is currently executing, cs is the call context, $si : in^{r(i)} \rightarrow \overline{Int}$ is the state of the input channels of i , and $so : out^{r(i)} \rightarrow \overline{Int}$ is the state of the output channels.

Under these notations, the operational semantic rules are provided in Figure 11. The (local) rule transforms non-reactive SSA transitions of the instances (denoted with $\rightarrow$ and defined in Figures 3 and 9) into transitions (denoted with $\Rightarrow$) of the reactive system. All other rules involve reactive operations (interaction with the scheduler). Rules (in) and (out) deal with instance I/O. Rule (system-tick) is the only one that interacts with the environment by performing I/O and possibly time synchronization. The rules (inst) and (inst-tick) (in red) implement modularity. The first one gives control to an instance when reaching an `inst` operation, and the second one recovers control from it when the execution of the instance reaches a `tick` operation.

Compilation correctness issues. While defining a formal semantics for reactive SSA specifications, this article does not provide a formal proof of the fact that their compilation to executable code is correct. One issue here is proving that the primitives of the sync dialect work as intended. In turn, this requires modeling the target execution platform, which may range from bare hardware to real-time operating systems.

But even assuming that the primitives are correctly implemented, we still have to prove that correct SSA code transformations preserve the semantics of reactive specifications. This is a key issue, because the whole point of our work is to allow existing SSA code transformations and optimizations to be applied at full strength in the compilation of reactive programs.

This problem is difficult and involves multiple difficult sub-problems. For instance, while we provide a formal semantics for reactive SSA specifications, this semantics does not cover MLIR-specific extensions to SSA. To understand the importance of these extensions, consider the `tick()` operation. As explained in Section 3.1.1, this operation has unspecified side effects. This is why correct SSA code transformations cannot make function calls¹¹ commute with `tick()` operations, and thus cannot change the allocation of function calls into execution cycles.

Side effects are specified in MLIR using operation properties called *traits*. These MLIR-specific constructs must be taken into account by any formalization of the correctness of the SSA code transformations. In other terms, our formalization of the SSA semantics must be extended, if the objective is to formally state or prove the correctness of *any* MLIR-based compilation process (including ours).

However, even though formal arguments are missing, we consider that *we have provided initial evidence that existing SSA code transformations and optimizations can be applied at their full strength in the compilation of reactive specifications*.

The first argument supporting this statement is that the (complex) use cases of Section 5 run as expected after multiple, complex MLIR code transformations and optimizations. This form of validation is akin to the traditional regression testing used to validate most compilers (MLIR included), and we must significantly extend it.

The second type of evidence consists in the careful choices we explicitly made in Section 3 in the definition of the `sync` dialect operations (e.g., the fact that `tick()` has unspecified side effects). Along with the existing SSA semantics, these choices provide support for both semi-formal reasoning, and for the future formalization of the MLIR SSA extensions.

4 EMBEDDING LUSTRE IN MLIR

In the previous section, we have extended the SSA form with the features allowing the representation of synchronous reactive behaviors. Our objective was to do this in the most general way that remains fully compatible with traditional SSA semantics and algorithmics (thus allowing implementation without changes to the existing codebase).

In this section, we evaluate the ability of this extension to support the specification and compilation of *realistic* applications with both reactive and HPC aspects. The reactive aspects of such applications must be specified in a high-level synchronous dialect, not directly in our low-level SSA extension. We show that the dataflow core of the Lustre synchronous language¹² can be embedded as a new *dialect*, named `lus`, into the SSA-based MLIR compilation framework [17]. This allows the specification (in MLIR) of applications where the reactive aspects are modeled at the Lustre abstraction level, while data processing is modeled at the abstraction level of other dialects such as `affine` (affine loops), `linalg` (linear algebra), or `tf` (TensorFlow graphs).

During compilation, reactive statements of the `lus` dialect are *lowered*¹³ into a mix of structured control flow (MLIR dialect `scf`) and the reactive SSA constructs introduced in Section 3 (Figure 4) and grouped in a new dialect named `sync`. Operations of the `sync` dialect are later converted into low-level SSA (dialects `std` and `llvm`) and calls to external OS primitives following the compilation rules defined in Section 3.

The structured control flow, along with the data types and data processing code, are progressively lowered using the existing transformations of MLIR, which do not affect reactive semantics. Among others, these transformations allow *buffer synthesis*, i.e., the transformation of the abstract

¹¹Which implicitly have side effects in MLIR.

¹²Chosen for its practical importance, as well as for its simplicity.

¹³That is, transformed into code at a lower abstraction level.

aggregate data used with lus-level synchronous specification (e.g., tensors) into memory objects along with allocation and deallocation operations, in a way that ensures the absence of both memory leaks and accesses to unallocated memory.

The result is a **fully functional specification and compilation framework for reactive high-performance applications**, which we evaluate in the next section on three non-trivial applications (a signal processing vocoder and two machine learning applications).

4.1 The Lustre Language

The synchronous language that has reached the most widespread use is Lustre [3, 12]. For space reasons, we only consider here its pure dataflow core—the SN-Lustre dialect of Reference [6]—into which full Lustre can be translated.

A Lustre program, like that of Figure 2 (left), is called a *node*. It specifies a dataflow graph of statements connected through dataflow variables. Each variable is either an input of the node, or it is output of exactly one statement (*single assignment property*). Lustre follows a *pure dataflow* paradigm, with no use of load/store memory (no side effects).

The semantics of Lustre is (intuitively) best described as a mix of dataflow operational and declarative aspects.

4.1.1 Operational Interpretation. As synchronous programs, Lustre nodes have a cyclic execution model. At each execution cycle, the list of statements of a node is traversed *once*, in an order compatible with the dependences determined by the variables. When traversed, a statement will read the value of its input variables, possibly perform some internal computations, and assign a value to its output variables. As the semantics of a node is not affected by the syntactic order of its statements, we can always assume (as a normal form assumption) that the statements already are in traversal order, as in Figure 2 (left).

Dependences are defined as follows: Variable y being produced by statement p and used in statement c determines a dependency $p \rightarrow c$ in all cases except one: when c is a statement of the form “ $x = k \text{ fby } y$.” In this case, $c \rightarrow p$, as a form of anti-dependency ensuring that the value is read before being overwritten. This special handling of *fby* allows it to read the value assigned to its input variable *in the previous execution cycle*. This value is then assigned to the output of *fby*, allowing its use in the current cycle. In Lustre, this is the only mechanism allowing the specification of a *state* passed between execution cycles.

The value assigned to a variable in a cycle can be the special value $\perp$ introduced in Section 2.1 to represent undefinedness/absence. Making a variable absent inside an execution cycle is done using the sub-sampling statement *when*. Traversing statement “ $x = y \text{ when } c$ ” while the Boolean variable c has value *true* results in x being assigned the value of y . If c is *false* or $\perp$, then x is assigned value $\perp$. Absence is the dataflow mechanism allowing the specification of conditional execution: A function call with $\perp$ input variables will not perform computations, but instead assign all outputs to $\perp$. This mechanism, specific to the dataflow programming paradigm, is used in lines 13 and 14 of Figure 2 (left) to specify that function *actuate* is executed only in cycles where variable *ck* is *true*. The counterpart of *when* is statement “ $x = \text{merge } c \ y \ z$ ”. Upon traversal, if c is *true* (respectively, *false*), x takes the value of y (respectively, z). Otherwise, x takes the value $\perp$.

4.1.2 Declarative Aspects (Clock Constraints). The purely operational interpretation defined above matches the standard Lustre semantics [3, 4, 6] on correct Lustre programs where all *fby* statements are executed at every cycle.

However, Lustre allows a form of logical time modularity during specification, by allowing subsets of statements (including *fby* statements) to be executed under specific Boolean conditions. This is the case in the node of Figure 12 (left), which incrementally computes the sum of its *positive*

<pre> 1 node s(i:int)returns(s:int) 2 var ck:bool;i1,s1:int; 3 let 4 5 ck = (i>0) ; 6 i1 = i when ck ; 7 s1 = 0 fby s ; 8 s = s1 + i1 ; 9 10 tel </pre>	<pre> 1 node sn(i:int)returns(s:int) 2 var ck:bool;i1,s1,si,so:int; 3 let 4 5 si = 0 fby so; 6 ck = (i>0); 7 i1 = i when ck; 8 s1 = si when ck; 9 s = s1 + i1; 10 so = merge ck s (si whenot ck); 11 tel </pre>
---	--

Fig. 12. Time modularity (left) and its normalization.

<pre> node @s2(%i:i32)->(int){ %c0=constant 0:i32 %si=fby %c0,%so:i32 %ck=cmpi "sgt",%i,%c0:i32 %i1=when %ck,%i:i32 %s1=when %ck,%si:i32 %s=addi %s1,%i1:i32 %s2=when not %ck,%si:i32 %so=merge %ck,%s,%s2:i32 lus.yield %s:i32 } </pre>	<pre> 1 func @s2(in(i32),out(i32))->(){ 2 ^start(%ic:in(i32),%sc:out(i32)): 3 %c0=constant 0:i32 4 br ^step(%c0:i32) 5 ^step(%si:i32): 6 %i = input(%ic):i32 7 %ck=cmpi "sgt",%i,%c0:i32 8 %i1=when %ck,%i:i32 9 %s1=when %ck,%si:i32 10 %s=addi %s1,%i1:i32 11 output(%sc:%s):i32 12 %s2=when not %ck,%si:i32 13 %so=merge %ck,%s,%s2:i32 14 15 tick() 16 br ^step(%so:i32) 17 } </pre>	<pre> 1 func @s2(in(i32),out(i32))->(){ 2 ^start(%ic:in(i32),%sc:out(i32)): 3 %c0=constant 0:i32 4 br ^step(%c0:i32) 5 ^step(%si:i32): 6 %i = input(%ic):i32 7 %ck=cmpi "sgt",%i,%c0:i32 8 cond_br %ck,^aux(%i:i32,%si:i32), 9 ^out(%si:i32) 10 ^aux(%i1:i32,%s1:i32): 11 %s=addi %s1,%i1:i32 12 output(%sc:%s):i32 13 br ^out(%s:i32) 14 15 ^out(%so:i32): 16 tick() 17 br ^step(%so:i32) 18 } </pre>
---	--	---

Fig. 13. MLIR lowering of lus (left) to sync (right). In the middle, the output of the first lowering phase.

input values. The statements in lines 7 and 8, which implement the computation of the sum, are executed only in cycles where `ck` is true. However, under the dependency rules defined above, no operational mechanism constrains the execution of the `fby` statement.

Instead, each Lustre statement defines a *clock constraint*—a predicate relating the present/absent status of its input and output variables (and possibly their value) inside an execution cycle. In our example, two such clock constraints apply:

- Inputs and outputs of a function call or `fby` are either all $\perp$, or all have a value different from $\perp$.
- The inputs of a `when` are either both present, or both absent. Output is present *iff* the condition is true.

Determining the execution condition of each statement consists in solving the system of constraints associated to all statements. This process,¹⁴ called *clock inference* and performed in formal settings called *clock calculi*, has been the subject of extensive prior research [2, 4, 12].

4.2 The lus Dialect

We have embedded the Lustre language constructs into MLIR. This allows the MLIR-level representation of both general and normalized Lustre specifications. The `lus` representation of the Lustre node in Figure 12 (right) is provided in Figure 13 (left), with the `lus` operations highlighted in blue.

¹⁴Which will fail for incorrect programs.

The MLIR definition of nodes is derived from that of SSA functions by replacing keyword `func` with `node` and requiring the compiler to check that a single basic block is present, terminated with operation `lus.yield` (which identifies the output variables).

While MLIR is SSA-based and its transformations mostly require the respect of dominance, it also allows specification under the weaker single assignment property, thus allowing the representation of cyclic dataflow graphs like the one in Figure 13 (left).

At the level of `lus`, we have implemented the Lustre clock inference algorithm. Along with data type correctness, single assignment, and causal correctness, the success of clock inference guarantees the correctness of a Lustre program. As data type correctness and single assignment are automatically checked by the existing MLIR infrastructure, only causal correctness remains to be checked.

4.2.1 Normalization. Once clock inference performed, we can transform the original program so that the operational interpretation correctly simulates it. This transformation, exemplified in Figure 12, consists in ensuring that all `fbv` statements are executed at every cycle (through the introduction of `when` and `merge` statements, in red in Figure 12). We have implemented this normalization step in MLIR.

4.2.2 Lowering of `lus` to `sync`. After normalization, moving from the dataflow style of `lus` to the control-flow style of the `sync` dialect of Section 3 (Figure 4) is done in two steps, as exemplified in Figure 13:

- Moving from dataflow node-based modularity to control-flow function-based modularity.
- Encoding of conditional execution and absence.

The first step starts by collectively replacing all `fbv` operations with the continuation passing encoding of state specific to MLIR SSA. In Figure 13 (middle) this is done using the basic branching mechanism of SSA, but the lowering phase we implemented in MLIR produces structured control flow operations (`for`, `of` dialect `scf`). Once the state reencoding performed, determining the causal correctness of the program amounts to an SSA dominance check, performed automatically by MLIR.

Then, the I/O variables of the `lus` node are transformed into I/O channels and explicit input and output operations, and the node interface is transformed into a function interface. This concludes the first lowering step.

Once the first step is done, the semantic rules of Figures 3, 9 and 11 can already be applied, and the need to re-encode signal absence becomes evident. Indeed, in the definition of the Lustre semantics, we have made the implicit assumption that operation call semantics is changed to produce $\perp$ output upon receiving $\perp$ input (and not block execution). This is acceptable from a semantic point of view (the Merge operation of TensorFlow already uses a similar mechanism [22]). However, from an implementation standpoint this would require wrapping every data type to account for the extra $\perp$ value, and wrapping function to ensure that undefined inputs result in absence of execution. To avoid this (for efficiency), the dataflow control transmitted by the $\perp$ values is materialized under the form of branching code that determines, based on the value of clock variables (e.g., `%ck` in Figure 13) whether operations are executed or not. In Figure 13 (right) this imperative control is implemented using core SSA branching statements, but our MLIR implementation uses structured control flow operations.

The clock analysis of the Lustre program ensures that the resulting SSA specification cannot block under blocking semantics due to operations receiving undefined values¹⁵; proving this result

¹⁵They can still block due to an operation being undefined for the provided values, e.g., division by zero.

goes beyond the scope of this article, but the reader may refer to References [3, 4] for formalization and proofs in the classical Lustre setting.

This completes the definition of our compilation method. Note that, in the implementation of our compiler, stock MLIR algorithms are used for all data type specification and implementation, causality analysis, and memory allocation. We have only had to implement analysis and lowering steps specific to the synchronous model of computation—clock analysis, normalization, and the lowering of normalized `lus` to `sync`.

5 USE CASES

In this section, we use three complex applications to illustrate the expressiveness of our MLIR embedding of Lustre, and to evaluate its effectiveness. The applications have been selected to cover various profiles involving both performance-intensive and reactive aspects:

Vocoder is a real-time sound processing application (a voice pitch tuning vocoder). This application, which relies on classical signal processing algorithms like the Fast Fourier Transform (FFT) is representative for traditional performance-intensive signal processing applications. It also features complex reactive control: a sliding window over the inputs, a keyboard-driven human-computer interface allowing muting the sound output and changing its volume, and a stateful signal processing algorithm.

TimeSeries is a recurrent neural network based on LSTM [14]. To faithfully implement the LSTM stateful behavior in a streaming application, this application features multi-rate execution. This application is representative for convolutional neural networks with complex control.

Resnet50 is an instance of the classical ResidualNet [13], representative for large feedforward deep neural networks.

All three applications have non-trivial data processing pipelines and are naturally expressed using the reactive primitives of the `lus` dialect and the data-processing features of existing MLIR dialects.

To evaluate the *expressiveness* of our MLIR embedding of Lustre we show that, for all three use cases, MLIR extended with the `lus` dialect allows the natural and concise expression of all application aspects (data processing and reactive ones). This means that the modeling approach we propose is more adapted to high-performance embedded applications than either MLIR alone (which lacks reactive specification constructs) and various dialects of Lustre, which lack advanced tensorial data specification and manipulation routines, as well as the efficient compilation apparatus.

Part of the *effectiveness* evaluation has been done in the previous section, which showed that the few Lustre-specific compilation algorithms (clock analysis, normalization, lowering of `lus` to `sync`) can be embedded into MLIR, and that stock MLIR algorithms can be used for the remaining compilation steps: data type analysis and implementation, causality analysis, memory allocation, and so on.

The only important remaining question is whether the Lustre-specific compilation algorithms can be combined in optimized compilation flows with the advanced optimization algorithms already implemented in MLIR, which are ultimately responsible for the performance of MLIR-generated code [5]. To prove this, we have considered a sub-set of the advanced optimization methods of Reference [5] and integrated them as steps of our `lus` compiler pipeline. Then:

- Using the ML examples (TimeSeries and Resnet50), we show that our compiler already matches (and sometimes outperforms) existing state-of-the-art compilation flows for the reactive language Lustre.


```

1 // At each cycle, the @pitch node receives from the environment the current keypress
2 // (if any) and 512 half-precision integers representing 256 stereo samples.
3 // It produces an equal amount of processed samples.
4 lus.node @pitch(%kbd:i8,%sndbufin:tensor<512xi16>)->(tensor<512xi16>) {
5 // The sliding window over input sound samples (initialized with 0)
6 %c0 = call @bzero_i16_256() : ()->tensor<256xi16>
7 %circ3 = call @stereo2mono(%sndbufin):(tensor<512xi16>)->(tensor<256xi16>)
8 %circ2 = lus.fby %c0 %circ3 : tensor<256xi16>
9 %circ1 = lus.fby %c0 %circ2 : tensor<256xi16>
10 %circ0 = lus.fby %c0 %circ1 : tensor<256xi16>
11 %window = call @concat_samples(%circ0,%circ1,%circ2,%circ3)
12 : (tensor<256xi16>,tensor<256xi16>,tensor<256xi16>,tensor<256xi16>)
13 -> tensor<1024xf32>
14 // Keyboard controller, which sets the control state based on keyboard input
15 %sndon,%volume,%semitones = lus.instance @kbd_ctrl(%kbd) : (i8)->(i1,f32,f32)
16 // Pitch processing pipeline, executed only when %sndon is true
17 %window_cond = lus.when %sndon %window : tensor<1024xf32>
18 %semitones_cond = lus.when %sndon %semitones : f32
19 %pitch_output = lus.instance @pitch_algo(%semitones_cond, %window_cond)
20 : (f32,tensor<1024xf32>)->(tensor<1024xf32>)
21 // Sound volume control, only executed when %sndon is true
22 %vol_cond = lus.when %sndon %volume : f32
23 %output = call @f32_tensor_float_product(%vol_cond,%pitch_output)
24 : (f32,tensor<1024xf32>)->(tensor<1024xf32>)
25 // When %sndon is false, we still have to output zero (muted sound)
26 %muted = call @bzero_f32_1024() : () -> tensor<1024xf32>
27 %output_merged = lus.merge %sndon %output %muted: tensor<1024xf32>
28 // Extract the last 256 samples and convert them to the correct output format
29 %out = call @extract_samples(%output_merged) : (tensor<1024xf32>)->(tensor<256xi16>)
30 %sndbufout = call @mono2stereo(%out):(tensor<256xi16>)->(tensor<512xi16>)
31 lus.yield(%sndbufout:tensor<512xi16> )
32 }

```

Fig. 14. Pitch control application—top-level node. In blue, lus dialect operations.

- For the vocoder example, we show that its implementation is fast enough to allow real-time execution on low-cost commercial hardware.

The full code of our compiler and of the three use cases is provided at <https://github.com/dpotop/mlir-lus-public>. For portability, the implementation of modularity is longjmp-based.

5.1 The Pitch Tuning Vocoder

The pitch tuning vocoder cyclically samples the sound input and the other control inputs, updates the control state, performs (if required by the current control status) one step of the pitch tuning algorithm, and drives the sound output.

The pitch processing pipeline,¹⁶ specified using the abstract aggregate types of MLIR (tensors) and operations of the linalg, scf, and std dialects, is encapsulated in the @pitch_algo node.

Figure 14 shows the top-level node @pitch of the application. This node concentrates most of the reactive control features: the sliding window, multiple feedback loops, as well as the control

¹⁶Involving Hann filtering to reduce spectral leakage, move to frequency domain using the **Fast Fourier transform (FFT)**, move to polar coordinates to separate magnitude from phase, the additive phase synthesis algorithm that performs the actual pitch change, move back to Cartesian coordinates and then to the time domain using the inverse FFT, and a final step of Hann filtering and additive accumulation.

driven by the user interface, which allows silencing the output (and shutting down unneeded pipeline steps) and altering the pitch correction. The `@pitch` node features all the operations of the `lus` dialect:

- `lus.node` and `lus.yield` to specify the node interface and its output.
- `lus.when` and `lus.merge` to enforce conditional execution.
- `lus.instance` to instantiate nodes `@pitch_algo` and `@kbd_ctrl`.

Our compilation flow automatically performs buffer allocation and synthesizes low-level control ensuring the correctness and safety of the implementation. Various MLIR-provided optimizations can be applied in the process, as discussed in Section 5.3.

5.2 Neural Network Use Cases

We use the `lus` dialect to represent the reactive control of two convolutional neural networks: an instance of the `tf.keras.applications.ResNet50` implementation of the Residual Network [13] and a time series forecasting application¹⁷ based on LSTM [14].

The more interesting of the two, from a reactive specification standpoint, is the time series application. Indeed, while ResNet is a feedforward network, the LSTM at the core of the time series application is a recurrent layer. Furthermore, the behavior specified by the use case is a multi-rate one: input is cut in sections of five cycles each, with one output produced at the end of each interval. Subsampling is performed on the output of the `@lstm` node instance. Thus, computations driven by the output of the LSTM are executed at a pace five times slower than the internal computations of the LSTM (grouped in node `@lstm`). Such multi-rate execution mechanisms are also common in embedded control applications specified in Lustre, and can be used to support multi-period execution [10].

5.3 Comparison with Lustre

For all three applications, we have also encoded the same behavior in Lustre, using the open-source state-of-the-art Heptagon compiler.¹⁸ In doing this, we took advantage of the Heptagon-specific language extensions, which allow for limited array processing using `map/fold` iterators, to improve performance.

As our use cases only feature fixed-sized data, encoding in Lustre/Heptagon posed no problem. Of course, our Lustre embedding into MLIR is more expressive in this respect, as it can take advantage of the full MLIR type system, which allows for arrays and tensors of dynamic sizes.

But the most interesting part of the comparison concerns the performance figures, summarized in Table 1. To obtain them, the Heptagon-generated code has been compiled with `gcc` at increasing optimization levels and executed on a Intel Core i5-7600 processor rated at 3.50 GHz. The MLIR code has been compiled using two different flows: a default flow without very little MLIR-level optimization, where only common subexpression elimination is performed in addition to the mandatory lowering and normalization passes, and a high-level flow that includes loop nest optimizations representative of compilers for high-performance computing. These loop nest optimizations including loop tiling, packing (copying for cache spatial locality and conflicts) and loop unrolling; they have been implemented in MLIR within the course of a couple of weeks and do not mean to compete with the most aggressive, automatically tuned optimizers for tensor computations

¹⁷Full application provided (in Keras) at <https://machinelearningmastery.com/tensorflow-tutorial-deep-learning-with-tf-keras/>, Section 3.3.

¹⁸<http://heptagon.gforge.inria.fr/>.

Table 1. Average Execution Time Per Cycle for the Neural Network Use Cases

Specification & compilation method	ResNet50	TimeSeries
MLIR/lus	11.748 s	250 μ s
MLIR/lus optimized	4.873 s	130 μ s
Heptagon+gcc-O0	151.847 s	846 μ s
Heptagon+gcc-O1	52.730 s	212 μ s
Heptagon+gcc-O2	22.592 s	148 μ s
Heptagon+gcc-O3	5.165 s	40 μ s

[5]. For each use case, every six configurations were executed ten times and the smallest figure has been considered in each configuration to reduce the effect of OS interference.¹⁹

It is no surprise that, in the absence of optimizations, Heptagon-generated code is inefficient. However, on the ResNet50 example, which is representative of large ML applications, the still preliminary and lightweight MLIR loop nest optimizations yield better performance than the state-of-the-art Heptagon+gcc-O3 flow, which leverages the aggressive optimizations of the (currently) most performant open-source compiler (gcc).

Given that we only scratched the optimization potential of MLIR [5], these results clearly show that the marriage we propose between MLIR and Lustre has the potential for high runtime performance.

Overall, this evaluation confirms the expressiveness and effectiveness claims, about leveraging existing SSA-based optimizations, the ease of implementing optimizations specific to dataflow synchronous compilers, and the ability to apply loop nest optimizations such as loop tiling to a dataflow synchronous program. This draws a very promising path for the development of specification formalisms, programming languages and compilers for applications where both performance and predictability are important.

6 RELATED WORK

We advance the state-of-the-art in SSA by providing the syntactic constructs, structural rules, and semantics extensions allowing the representation of synchronous reactive behavior. This overall objective is fully original.

However, particular aspects of our extension have been covered in previous work, in particular predicated execution [7, 18] and the use of semantic absence/undefinedness [9, 15]. In previous SSA work, predicated execution is *explicit*: the predicates are represented at all points where they exert control. We allow an *implicit* predication specification, akin to dataflow semantics, where the absence of inputs determines absence of execution. This requires a clear definition of correctness, which is absent in Reference [7].

Our treatment of semantic absence/undefinedness is also different from that proposed for LLVM [15]. Our objective is not to ensure that non-deterministic code (involving undefined values) preserves its set of traces unchanged under various optimizations. Instead, it is to guarantee that well-defined values are preserved by various optimizations, even in the presence of undefined behaviors affecting other variables. We attain this goal through the abstraction theorem of Section 3.4.

We also extend previous work on the compilation of synchronous languages [2, 4, 19]. Existing synchronous language compilers profoundly restructure the code to match an execution model (which, as explained in Section 3.1.2, is in most cases sequential function calls, even though multi-threaded implementations have also been proposed [16]). We fully avoid this by ensuring that

¹⁹Our experiments do not involve random elements, so we assumed that OS-related interferences are responsible for most of the variance.

every reactive SSA specification can be executed *as is*, and be subject to any correct SSA transformation. Synchronous-specific code transformations are still possible, but not mandatory.

More important maybe, instead of advancing the compilation of synchronous languages as a separate research field, we show that it can be seen as an extension of classical compilation, allowing the reuse of fundamental techniques for type checking, causality analysis, buffer allocation, and so on.

7 CONCLUSION

We presented an embedding of the Lustre synchronous reactive language into SSA, extending the MLIR framework to allow synchronous programming and code generation. We illustrated it by capturing the data processing, computational and reactive control aspects of signal processing and ML applications. Our MLIR extension remains fully compatible with SSA-based analysis and transformations while also capturing the synchronous composition of concurrent state machines, logical and physical time synchronization, and compilation passes specific to synchronous languages, such as clock calculus, causality analysis, initialization analysis, bounded-memory, and clock-directed code generation.

While there had long been connections between the semantics of functional languages, SSA and dataflow synchronous languages, this article describes the concrete extension of SSA capturing the necessary elements for reactive control system. Furthermore, retaining all SSA-based compilation algorithms and reusing existing code unaware of the the specific synchronous concurrency semantics allows a tighter integration of reactive system modeling frameworks with the computationally intensive and general-purpose capabilities of MLIR- and LLVM-based frameworks for HPC and ML.

Our work paves the way for unified design and implementation flows where the specification of reactive control, state machines, and real-time resource orchestration become first class citizens on par with parallelization and optimization in general-purpose frameworks. One key objective here is to lift our unification between reactive control and data parallelism from the level of the MLIR intermediate format (not meant for direct programming) to that of high-level specification languages such as Lustre, Keras, or Jax. Since synchronous concurrency is highly popular in safety-critical environments, one important future direction is to fully formalize the core MLIR components our extension relies upon, and to prove its correctness. A related direction consists in exploring syntax and refinements for state-machines and control automata expressed in the Esterel synchronous language as well as hardware design languages such as Bluespec and Chisel. It is also important to further investigate which SSA-based algorithms can benefit the compilation flow of reactive control systems and how domain-specific methods for synchronous languages can enable greater automation and guarantees in the composition and memory management of concurrent systems in general.

REFERENCES

- [1] ARINC. 2010. ARINC 653: Avionics Application Software Standard Interface. Part 1—Required Services. Revision 3.
- [2] A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. LeGuernic, and R. de Simone. 2003. The synchronous languages 12 years later. *Proc. IEEE* 91, 1 (Jan. 2003).
- [3] J. L. Bergerand, P. Caspi, D. Pilaud, N. Halbwachs, and E. Pilaud. 1985. Outline of a real time data flow language. In *Proceedings of the RTSS*.
- [4] D. Biernacki, C. J.-L. Cola, G. Hamon, and M. Pouzet. 2008. Clock-directed modular code generation for synchronous data-flow languages. In *Proceedings of the LCTES*.
- [5] Uday Bondhugula. 2020. High Performance Code Generation in MLIR: An Early Case Study with GEMM. Retrieved from <https://arXiv:2003.00532>.

- [6] T. Bourke, L. Brun, P.-E. Dagand, X. Leroy, M. Pouzet, and L. Rieg. 2017. A formally verified compiler for lustre. In *Proceedings of the PLDI*.
- [7] L. Carter, B. Simon, B. Calder, L. Carter, and J. Ferrante. 1999. Predicated static single assignment. In *Proceedings of the PACT*.
- [8] R. Cytron, J. Ferrante, B. K. Rosen., M. N. Wegman, and F. K. Zadeck. 1991. Efficiently computing static single assignment form and the control dependence graph. *ACM Trans. Program. Lang. Syst.* 13, 4 (1991).
- [9] D. Demange and D. Pichardie Y. Fernández de Retana. 2018. Semantic reasoning about the sea of nodes. In *Proceedings of the CC*.
- [10] K. Didier, D. Potop-Butucaru, G. Iooss, A. Cohen, J. Souyris, P. Baufreton, and A. Graillat. 2019. Correct-by-Construction parallelization of hard real-time avionics applications on off-the-shelf predictable hardware. *ACM Trans. Archit. Code Optim.* 16, 3 (2019), 24:1–24:27.
- [11] L. Gérard, A. Guatto, C. Pasteur, and M. Pouzet. 2012. A modular memory optimization for synchronous data-flow languages: Application to arrays in a Lustre compiler. In *Proceedings of the LCTES*.
- [12] N. Halbwachs. 2005. A synchronous language at work: The story of Lustre. In *Proceedings of the Memocode*.
- [13] K. He, X. Zhang, S. Ren, and J. Sun. 2016. Deep residual learning for image recognition. In *Proceedings of the CVPR*.
- [14] S. Hochreiter and Jürgen Schmidhuber. 1997. Long short-term memory. *Neural Comput.* 9, 8 (1997), 1735–1780.
- [15] Juneyoung Lee, Yoonseung Kim, Youngju Song, Chung-Kil Hur, S. Das, D. Majnemer, J. Regehr, and N. P. Lopes. 2017. Taming undefined behavior in LLVM. In *Proceedings of the PLDI*.
- [16] X. Li and R. von Hanxleden. 2012. Multithreaded reactive programming—The Kiel Esterel processor. *IEEE Trans. Comput.* 61, 3 (2012).
- [17] MLIR. 2020. Multi-level Intermediate Representation Compiler Framework (MLIR). Retrieved from <https://mlir.llvm.org/>.
- [18] K. J. Ottenstein, R. A. Ballance, and A. B. MacCabe. 1990. The program dependence web: A representation supporting control-, data-, and demand-driven interpretation of imperative languages. *SIGPLAN Not.* 25, 6 (June 1990), 257–271.
- [19] D. Potop-Butucaru, S. A. Edwards, and G. Berry. 2007. *Compiling Esterel*. Springer.
- [20] B. K. Rosen, M. N. Wegman, and F. K. Zadeck. 1988. Global value numbers and redundant computations. In *Proceedings of the POPL*.
- [21] SSA. 2020. Static Single Assignment Book (in progress). Retrieved from <http://ssabook.gforge.inria.fr/latest/book.pdf>.
- [22] The TensorFlow Authors. 2017. Implementation of Control Flow in TensorFlow. Retrieved on 1 Oct., 2021 from http://download.tensorflow.org/paper/white_paper_tf_control_flow_implementation_2017_11_1.pdf.

Received August 2021; revised November 2021; accepted December 2021